Investigations of using NMOS parasitic bipolar transistor for ESD protection circuits

被引：0
|
作者：
Suzuki, Teruo [1 ]
机构：
[1] Socionext Inc, 2-1844-2 Kozoji Cho, Kasugai, Aichi 4870013, Japan
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Electro-Static Discharge (ESD) protection circuit by parasitic lateral NPN bipolar transistors (LNPN) is used especially for NMOS Open Drain structure for signal Input/Output (IO) cell like Inter-Integrated Circuit (I2C) or Fail Safe IO. In power clamp, the LNPN is effective for very fast power ramp up case to avoid inrush current. In this paper, studies of good point and bad point are presented regarding the LNPN.
引用
收藏
页码：733 / 736
页数：4
相关论文
共 50 条
  • [21] ESD-implant effect on protection capability of NMOS structures
    Vashchenko, VA
    Concannon, A
    ter Beek, M
    Hopper, P
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 565 - 568
  • [22] DISTORTION ANALYSIS OF BIPOLAR TRANSISTOR CIRCUITS
    KUO, YL
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1973, CT20 (06): : 709 - 716
  • [23] An on-chip NMOS ESD protection circuit with low trigger voltage and high ESD robustness
    Chen, Di-Ping
    Liu, Xing
    He, Long
    Chen, Si-Yuan
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2 (115-118):
  • [24] High-performance RF mixer and operational amplifier BiCMOS circuits using parasitic vertical bipolar transistor in CMOS technology
    Nam, I
    Lee, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 392 - 402
  • [25] ESD protection for the tolerant I/O circuits using PESD implantation
    Tang, HTH
    Chen, SS
    Liu, S
    Lee, MT
    Liu, CH
    Wang, MC
    Jeng, MC
    JOURNAL OF ELECTROSTATICS, 2002, 54 (3-4) : 293 - 300
  • [26] Turn-on speed of grounded gate nMOS ESD protection transistors
    Meneghesso, G
    Luchies, JRM
    Kuper, FG
    Mouthaan, AJ
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1735 - 1738
  • [27] A design model of gate-coupling NMOS ESD protection circuit
    Yuan, W
    Song, J
    Chen, ZJ
    Zhang, GG
    Ji, LJ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 856 - 859
  • [28] COMPENSATION OF BIPOLAR MONOLITHIC CIRCUITS USING THE PARASITIC CAPACITANCE OF DIFFUSED RESISTORS
    HEBERT, F
    ROULSTON, DJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 568 - 574
  • [29] Broadband ESD protection circuits in CMOS technology
    Galal, S
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) : 2334 - 2340
  • [30] CDM ESD Protection in CMOS Integrated Circuits
    Ker, Ming-Dou
    Hsiao, Yuan-Wen
    2008 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS, 2008, : 61 - 66
12345