Investigations of using NMOS parasitic bipolar transistor for ESD protection circuits

被引：0
|
作者：
Suzuki, Teruo [1 ]
机构：
[1] Socionext Inc, 2-1844-2 Kozoji Cho, Kasugai, Aichi 4870013, Japan
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Electro-Static Discharge (ESD) protection circuit by parasitic lateral NPN bipolar transistors (LNPN) is used especially for NMOS Open Drain structure for signal Input/Output (IO) cell like Inter-Integrated Circuit (I2C) or Fail Safe IO. In power clamp, the LNPN is effective for very fast power ramp up case to avoid inrush current. In this paper, studies of good point and bad point are presented regarding the LNPN.
引用
收藏
页码：733 / 736
页数：4
相关论文
共 50 条
  • [1] Investigation of parasitic bipolar transistor in rail-based electrostatic discharge (ESD) protection circuits
    Lai, Pengyu
    Li, Xianrui
    Wang, Hui
    Chen, Zhong
    IEICE ELECTRONICS EXPRESS, 2019, 16 (18):
  • [2] A study of snapback and parasitic bipolar action for ESD NMOS Modeling
    Jia, Lu
    Yuxi, Jiang
    Yang, Dian
    Feng, Ran
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 404 - +
  • [3] FAST TURN-ON OF AN NMOS ESD PROTECTION TRANSISTOR - MEASUREMENTS AND SIMULATIONS
    LUCHIES, JRM
    DEKORT, CGCM
    VERWEIJ, JF
    JOURNAL OF ELECTROSTATICS, 1995, 36 (01) : 81 - 92
  • [4] Human body model ESD protection of RF bipolar circuits
    Davis, Paul
    Horton, Brian
    Proceedings of the 2006 Bipolar/BiCMOS Circuits and Technology Meeting, 2006, : 158 - 161
  • [5] Experimental measurements and 3D simulation of the parasitic lateral bipolar transistor triggering within a single finger gg-nMOS under ESD
    Galy, P
    Berland, V
    Guilhaume, A
    Blanc, F
    Chante, JP
    MICROELECTRONICS RELIABILITY, 2004, 44 (9-11) : 1775 - 1780
  • [6] An analysis of bipolar breakdown and its application to the design of ESD protection circuits
    Joshi, S
    Ida, R
    Givelin, P
    Rosenbaum, E
    39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, : 240 - 245
  • [7] Substrate pump NMOS for ESD protection applications
    Duvvury, C
    Ratnaswamy, S
    Amerasekera, A
    Cline, RA
    Andresen, BH
    Gupta, V
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 7 - 17
  • [8] Transistor fault model for nMOS combinational circuits
    Ismaeel, Asad A., 1600, (22):
  • [9] Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes
    Chen, JZ
    Amerasekera, EA
    Duvvury, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2448 - 2456
  • [10] Using device simulations to optimize ESD protection circuits
    Fankhauser, B
    Deutschmann, B
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 963 - 968
12345