Attomolar streptavidin and pH, low power sensor based on 3D vertically stacked SiNW FETs

被引:0
|
作者
Buitrago, Elizabeth [1 ]
Fernandez-Bolanos, Montserrat [1 ]
Georgiev, Yordan M. [2 ]
Yu, Ran [2 ]
Lotty, Olan [2 ]
Holmes, Justin D. [2 ]
Nightingale, Adrian M. [3 ]
Ionescu, Adrian M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Nanolab, CH-1015 Lausanne, Switzerland
[2] Natl Univ Ireland Univ Coll Cork, Tyndall Natl Inst, Mat Chem & Anal Grp, Cork, Ireland
[3] Univ London Imperial Coll Sci Technol & Med, London, England
关键词
NANOWIRES;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
3D vertically stacked silicon nanowire (SiNW) field effect transistors (FET) with high density arrays (up to 7x20) of fully depleted and ultra-thin (15-30 nm) suspended channels were fabricated by a top-down CMOS compatible process on silicon on insulator (SOI). The channels can be wrapped by conformal high-kappa gate dielectrics (HfO2) and their conductivity can be excellently controlled either by a reference electrode or by three local gates; a backgate (BG) and two symmetrical Pt side-gates (SG) offering unique sensitivity tuning. Such 3D structure has been (3-Aminopropyl)- triethoxysilane (APTES) functionalized and biotynilated for pH and streptavidin (protein) sensing, respectively. An ultra-low concentration of 17 aM of streptavidin was measured, the lowest ever reported in literature. Extremely high quasiexponential drain current responses (Delta I-d/pH) of similar to 0.70 dec/pH were measured for structures with APTES functionalized SiO2 gate dielectrics when operated in the subthreshold regime. Also, high drain current responses > 20 mu A/pH and high sensitivities (S similar to 95%) were measured for structures with a native oxide gate dielectrics when operated in the strong-inversion regime.
引用
收藏
页数:2
相关论文
共 50 条
  • [41] Compact low-loss diplexer with stacked 2D and 3D structures using 3D glass-based advanced packaging technology
    Zhang, Qi
    Cao, Yazi
    Wang, Gaofeng
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 185
  • [42] Design and Analysis of Ultra Low Power Processors Using Sub/Near-Threshold 3D Stacked ICs
    Samal, Sandeep Kumar
    Peng, Yarui
    Zhang, Yang
    Lim, Sung Kyu
    2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 21 - 26
  • [43] Fast, Ring-based Design of 3D Stacked DRAM
    Douglass, Andrew J.
    Khatri, Sunil P.
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 665 - 672
  • [44] 3D wireless power transfer based on 3D printed electronics
    Hou, Tao
    Song, Yu
    Elkhuizen, Willemijn S.
    Jiang, Jiehui
    Geraedts, Jo M. P.
    2018 IEEE 14TH INTERNATIONAL CONFERENCE ON AUTOMATION SCIENCE AND ENGINEERING (CASE), 2018, : 499 - 505
  • [45] Smart 3D Pointing Device Based on MEMS Sensor and Bluetooth Low Energy
    Zidek, Kamil
    Pitel', Jan
    PROCEEDINGS OF THE 2013 IEEE SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE IN CONTROL AND AUTOMATION (CICA), 2013, : 207 - 211
  • [46] Design of 3D stacked wideband Wilkinson power divider based on rectangular micro-coaxial process
    Xu, Li-Jie
    Xu, Lang
    Zhang, Cong-Tian
    Wu, Wen-Jie
    Zhang, Hong-Lin
    Lyu, Yunpeng
    Li, Bo
    IET MICROWAVES ANTENNAS & PROPAGATION, 2024, 18 (04) : 181 - 187
  • [47] 3D DNAzyme walker based electrochemical biosensor for attomolar level microRNA-155 detection
    Zhao, Jiaying
    He, Congjuan
    Long, Yanyi
    Lei, Jincan
    Liu, Huan
    Hou, Jingzhou
    Hou, Changjun
    Huo, Danqun
    ANALYTICA CHIMICA ACTA, 2023, 1276
  • [48] Chip-Based Hetero-Integration Technology for High-Performance 3D Stacked Image Sensor
    Ohara, Yuki
    Lee, Kang Wook
    Kiyoyama, Koji
    Konno, Shigehide
    Sato, Yutaka
    Watanabe, Shuichi
    Yabata, Atsushi
    Kobayashi, Harufumi
    Kamada, Tadashi
    Bea, Jichel
    Murugesan, Mariappan
    Hashimoto, Hiroyuki
    Fukushima, Takafumi
    Tanaka, Tetsu
    Koyanagi, Mitsumasa
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
  • [49] Heterogeneous Oxide Semiconductor FETs Comprising Planar FET and Vertical Channel FETs Monolithically Stacked on Si CMOS, Enabling 1-Mbit 3D DRAM
    Inoue, Hiraki
    Hirose, Takeya
    Mizuguchi, Toshiki
    Komura, Yusuke
    Saito, Toshihiko
    Ito, Minato
    Kimura, Kiyotaka
    Onuki, Tatsuya
    Ando, Yoshinori
    Sawai, Hiromi
    Murakawa, Tsutomu
    Kunitake, Hitoshi
    Matsuzaki, Takanori
    Kimura, Hajime
    Ikeda, Makoto
    Yamazaki, Shunpei
    2024 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2024,
  • [50] TSV-aware Interconnect Length and Power Prediction for 3D Stacked ICs
    Kim, Dae Hyun
    Mukhopadhyay, Saibal
    Lim, Sung Kyu
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 26 - 28