共 50 条
- [22] Monolithic 3D SRAM Cell with Stacked Two-Dimensional Materials based FETs at 2nm Node 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [24] A 3D Stacked Step-Down Intergrated Power Module 2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 890 - 897
- [25] True 3D Packaging Solution for Stacked Vertical Power Devices 2013 25TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2013, : 97 - 100
- [26] Scheduling Tests for 3D Stacked Chips under Power Constraints Journal of Electronic Testing, 2012, 28 : 121 - 135
- [27] Scheduling Tests for 3D Stacked Chips under Power Constraints JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 121 - 135
- [28] Power Integrity Optimization of 3D Chips Stacked Through TSVs ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108
- [29] A low-power monolithically stacked 3D-TCAM PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3318 - +
- [30] An Image Sensor/Processor 3D Stacked Module featuring ThruChip Interfaces 2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 7 - 8