A Case Study on Compiler Optimizations for the Intel® Core™ 2 Duo Processor

被引：8

作者：

Bik, Aart J. C. ^{[1
]}

Kreitzer, David L. ^{[1
]}

Tian, Xinmin ^{[1
]}

机构：

[1] Intel Corp, Santa Clara, CA 95052 USA

来源：

INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING | 2008年 / 36卷 / 06期

关键词：

Code generation; Compilers; Optimization; Parallelization; Vectorization;

D O I：

10.1007/s10766-008-0071-8

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The complexity of modern processors poses increasingly more difficult challenges to software optimization. Modern optimizing compilers have become essential tools for leveraging the power of recent processors by means of high-level optimizations to exploit multi-core platforms and single-instruction-multiple-data (SIMD) instructions, as well as advanced code generation to deal with microarchitectural performance aspects. Using the Intel(R) Core(TM) 2 Duo processor and Intel Fortran/C++ compiler as a case study, this paper gives a detailed account of the sort of optimizations required to obtain high performance on modern processors.

引用

页码：571 / 591

页数：21

共 50 条

[1] A Case Study on Compiler Optimizations for the Intel® CoreTM 2 Duo Processor
Aart J. C. Bik
David L. Kreitzer
Xinmin Tian
International Journal of Parallel Programming, 2008, 36 : 571 - 591
[2] Case study:: Integrating FV and DV in the verification of the Intel® Core™2 duo microprocessor
Flaisher, Alon
Gluska, Alon
Singerman, Eli
FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 192 - 195
[3] Optimizations to prevent cache penalties for the Intel® Itanium® 2 processor
Collard, JF
Lavery, D
CGO 2003: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2003, : 105 - 114
[4] A case study on the importance of compiler and other optimizations for improving super-scalar processor performance
Duvall, M
Andersen, P
Leggoe, J
Graham, A
Cooke, D
Antonio, J
APPLICATIONS OF HIGH-PERFORMANCE COMPUTING IN ENGINEERING VI, 2000, 6 : 281 - 289
[5] 基于Intel Core 2 Duo的ETX模块
电气技术, 2008, (07) : 121 - 121
[6] Optimized compiler for Intel® Itanium® processor family and compiler enhancements from NEC
Sakon, S
Yamamoto, H
Kusano, K
Washio, T
NEC RESEARCH & DEVELOPMENT, 2003, 44 (01): : 80 - 84
[7] Comparative Architectural Characterization of SPEC CPU2000 and CPU2006 Benchmarks on the Intel® Core™ 2 Duo Processor
Kejariwal, Arun
Veidenbautn, Alexander V.
Nicolau, Alexandru
Tian, Xinmin
Girkar, Milind
Saito, Hideki
Banerjee, Utpal
2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2008, : 132 - +
[8] 高端新军 Intel Core 2 Duo E6750
鞠道霖
个人电脑, 2007, (08) : 52 - 52
[9] Differential Testing of a Verification Framework for Compiler Optimizations (Case Study)
Utting, Mark
Webb, Brae J.
Hayes, Ian J.
2023 IEEE/ACM 11TH INTERNATIONAL CONFERENCE ON FORMAL METHODS IN SOFTWARE ENGINEERING, FORMALISE, 2023, : 66 - 75
[10] On the power of bitslice implementation on intel core2 processor
Matsui, Mitsuru
Nakajima, Junko
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 121 - +

← 1 2 3 4 5 →