A Case Study on Compiler Optimizations for the Intel® Core™ 2 Duo Processor

被引:8
|
作者
Bik, Aart J. C. [1 ]
Kreitzer, David L. [1 ]
Tian, Xinmin [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95052 USA
关键词
Code generation; Compilers; Optimization; Parallelization; Vectorization;
D O I
10.1007/s10766-008-0071-8
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The complexity of modern processors poses increasingly more difficult challenges to software optimization. Modern optimizing compilers have become essential tools for leveraging the power of recent processors by means of high-level optimizations to exploit multi-core platforms and single-instruction-multiple-data (SIMD) instructions, as well as advanced code generation to deal with microarchitectural performance aspects. Using the Intel(R) Core(TM) 2 Duo processor and Intel Fortran/C++ compiler as a case study, this paper gives a detailed account of the sort of optimizations required to obtain high performance on modern processors.
引用
收藏
页码:571 / 591
页数:21
相关论文
共 50 条
  • [31] Multithreaded ClustaiW with Improved Optimization for Intel Multi-core Processor
    Chaichoompu, Kridsadakorn
    Kittitornkun, Surin
    2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 640 - +
  • [32] Power management on 14 nm Intel® Core-M processor
    20154101352907
    (1) Platform Engineering Group, Intel Corporation, 2111 NE 25th Ave, Hillsboro; OR, United States; (2) Platform Engineering Group, Intel Corporation, 2200, Mission College Blvd., Santa Clara; CA, United States, 1600, Technical Committees on Microprocessors and Microcomputers and Computer Architecture of the IEEE Computer Society (Institute of Electrical and Electronics Engineers Inc., United States):
  • [34] Programming many-core architectures - a case study: dense matrix computations on the Intel single-chip cloud computer processor
    Marker, Bryan
    Chan, Ernie
    Poulson, Jack
    van de Geijn, Robert
    Van der Wijngaart, Rob F.
    Mattson, Timothy G.
    Kubaska, Theodore E.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2012, 24 (12): : 1317 - 1333
  • [35] Performance Study of Core2Duo Desktop Processors
    Saif, Abduljalil R. A.
    Bin Jumari, Kasmiran
    2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 515 - 519
  • [36] Core 2 Duo与Core Duo处理器的比试
    huhu
    网络与信息, 2006, (10) : 35 - 37
  • [37] SCHEDULING INDEPENDENT 2 PROCESSOR TASKS ON A UNIFORM DUO-PROCESSOR SYSTEM
    BLAZEWICZ, J
    DROZDOWSKI, M
    SCHMIDT, G
    DEWERRA, D
    DISCRETE APPLIED MATHEMATICS, 1990, 28 (01) : 11 - 20
  • [39] Compiler for a Simplified Programming Language Aiming on Multi Core Students' Experimental Processor
    Wepathana, Y. M. R. D.
    Anthonys, G.
    Udugama, L. S. K.
    2015 IEEE 10TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2015, : 284 - 289
  • [40] Comparative Study of the Impact of Processor Architecture on Compiler Tuning
    Chebolu, N. A. B. Sankar
    Wankar, Rajeev
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 585 - 592