A Case Study on Compiler Optimizations for the Intel® Core™ 2 Duo Processor

被引：8

作者：

Bik, Aart J. C. ^{[1
]}

Kreitzer, David L. ^{[1
]}

Tian, Xinmin ^{[1
]}

机构：

[1] Intel Corp, Santa Clara, CA 95052 USA

来源：

INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING | 2008年 / 36卷 / 06期

关键词：

Code generation; Compilers; Optimization; Parallelization; Vectorization;

D O I：

10.1007/s10766-008-0071-8

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The complexity of modern processors poses increasingly more difficult challenges to software optimization. Modern optimizing compilers have become essential tools for leveraging the power of recent processors by means of high-level optimizations to exploit multi-core platforms and single-instruction-multiple-data (SIMD) instructions, as well as advanced code generation to deal with microarchitectural performance aspects. Using the Intel(R) Core(TM) 2 Duo processor and Intel Fortran/C++ compiler as a case study, this paper gives a detailed account of the sort of optimizations required to obtain high performance on modern processors.

引用

页码：571 / 591

页数：21

共 50 条

[21] Processor Controlled Test Development : A Case Study with an Intel i7 Processor Board
Er, Nur Baki
Aydogan, Ali
Kesim, Hayrettin
2015 IEEE AUTOTESTCON, 2015, : 47 - 51
[22] A Study of Main-Memory Hash Joins on Many-core Processor: A Case with Intel Knights Landing Architecture
Cheng, Xuntao
He, Bingsheng
Du, Xiaoli
Lau, Chiew Tong
CIKM'17: PROCEEDINGS OF THE 2017 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, 2017, : 657 - 666
[23] Power Management on 14 nm Intel® Core™ M processor
Deval, Anant
Ananthakrishnan, Avinash
Forbell, Craig
2015 IEEE SYMPOSIUM ON LOW-POWER AND HIGH-SPEED CHIPS, 2015,
[24] RTD发布Intel Core Duo双核CPU模块板
微计算机信息, 2009, (15) : 327 - 327
[25] Next-Generation SBC from Aitech features latest Core 2 Duo processor
不详
AIRCRAFT ENGINEERING AND AEROSPACE TECHNOLOGY, 2009, 81 (05): : 483 - 483
[26] An empirical study of data speculation use on the Intel Itanium 2 processor
Mock, M
Villamarín, R
Baiocchi, J
9TH ANNUAL WORKSHOP ON INTERACTION BETWEEN COMPILERS AND COMPUTER ARCHITECTURES, PROCEEDINGS, 2005, : 22 - 33
[27] Impacts of compiler optimizations on address bus energy: An empirical study
Tomiyama, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (10) : 2815 - 2820
[28] FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG
Kelly, Colm
Siddiqui, Fahad Manzoor
Bardak, Burak
Wu, Yun
Woods, Roger
Rafferty, Karren
APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 78 - 90
[29] Emulating Asymmetric MPSoCs on the Intel SCC Many-core Processor
Bakker, Roy
van Tol, Michiel W.
Pimentel, Andy D.
2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 520 - 527
[30] Performance of AES using new instruction with Intel (R) core processor
Chawla, Simmi
JOURNAL OF DISCRETE MATHEMATICAL SCIENCES & CRYPTOGRAPHY, 2012, 15 (06): : 369 - 376

← 1 2 3 4 5 →