A novel pseudo tri-gate vertical MOSFET with source/drain tie

被引:0
|
作者
Lin, Jyi-Tsong [1 ]
Tsai, Ying-Chieh [1 ]
Eng, Yi-Chuen [1 ]
Kang, Shiang-Shi [1 ]
Tseng, Yi-Ming [1 ]
Tseng, Hung-Jen [1 ]
Lin, Po-Hsieh [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
来源
IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS | 2008年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper investigates the device behaviours of a pseudo tri-gate ultra-thin-channel vertical MOSFET with source/drain tie. For comparison two transistors are designed. According to the 2D simulation, our proposed structure can effectively enhance the drain current and the thermal stability, mainly due to the ultrathin channel (Tsi = 10 nm). The fabricated device have very low subthreshold swing near 60 mV/dec with channel length 40 nm to 90 nm and excellent GM of 4 mS/mu m with channel length 35 nm owing to its unique features, when compared to its counterpart Also, the respective discontinuous buried oxide under the channel and the source/drain regions can construct a natural source/drain tie to overcome short-channel effects and self-heating effects as well.
引用
收藏
页码:185 / 188
页数:4
相关论文
共 50 条
  • [1] InGaAs tri-gate MOSFETs with MOVPE regrown source/drain
    Mishima, Yuichi
    Kanazawa, Toru
    Kinoshita, Haruki
    Uehara, Eiji
    Miyamoto, Yasuyuki
    2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2014, : 121 - +
  • [2] The Tri-Gate MOSFET: A New Vertical Power Transistor in 4H-SiC
    Ramamurthy, Rahul P.
    Islam, Naeem
    Sampath, Madankumar
    Morisette, Dallas T.
    Cooper, James A.
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (01) : 90 - 93
  • [3] Sub-threshold Drain Current Modeling of Tri-Gate Dielectric Pocket InGaAs-On-Nothing MOSFET
    Kumari, Vandana
    Saxena, Manoj
    Gupta, Mridula
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 193 - 198
  • [4] Sidewall mobility and series resistance in a multichannel tri-gate MOSFET
    Park, S. J.
    Jeon, D-Y
    Montes, L.
    Barraud, S.
    Kim, G-T
    Ghibaudo, G.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2013, 28 (06)
  • [5] A Novel 30 nm Self-Aligned Bottom-Gate MOSFET with Edged Source/Drain-Tie
    Tsai, Chen-Chi
    Lin, Jyi-Tsong
    Eng, Yi-Chuen
    Lin, Po-Hsieh
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 601 - 603
  • [6] A novel double gate metal source/drain Schottky MOSFET as an inverter
    Loan, Sajad A.
    Kumar, Sunil
    Alamoud, Abdulrahman M.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 91 : 78 - 89
  • [7] Tri-gate bulk MOSFET design for CMOS scaling to the end of the roadmap
    Sun, Xin
    Lu, Qiang
    Moroz, Victor
    Takeuchi, Hideki
    Gebara, Gabriel
    Wetzel, Jeffrey
    Ikeda, Shuji
    Shin, Changhwan
    Liu, Tsu-Jae King
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 491 - 493
  • [8] Impact of channel width on back biasing effect in tri-gate MOSFET
    Park, So Jeong
    Jeon, Dae-Young
    Montes, Laurent
    Barraud, Sylvain
    Kim, Gyu-Tae
    Ghibaudo, Gerard
    MICROELECTRONIC ENGINEERING, 2014, 114 : 91 - 97
  • [9] Gate-overlapped-source Heterojunction Tunnel Tri-gate FinFET
    Kumar, Pankaj
    Roy, Saurav
    Baishya, Srimanta
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 561 - 564
  • [10] 3-D Analytical Modeling of Gate Engineered Tri-gate SON MOSFET
    Banerjee, Pritha
    Mahajan, Aman
    Sarkar, Subir Kumar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 437 - 440