A Combination of Evolutionary Algorithm and Mathematical Programming for the 3D Thermal-Aware Floorplanning Problem

被引:0
|
作者
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
Ignacio Hidalgo, J. [1 ]
机构
[1] Univ Complutense Madrid, Dept Comp Architecture & Automat, E-28040 Madrid, Spain
关键词
Multi-Objective Optimization; Evolutionary Computation; Genetic Algorithms; Mathematical Programming; Floorplanning; Thermal Aware Design;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(1)Heat removal and power density distribution delivery have become two major reliability concerns in 3D stacked technology. Additionally, the placement of Through-Silicon-Vias (TSVs) for connecting different layers is one of the key issues in 3D technology. Although a few recent works have considered thermal-aware placement of cores in chip multiprocessor architectures, the concepts of 3D and TSVs have not been conveniently incorporated. Therefore, new suitable exploration methods for the 3D thermal-aware floorplaning problem need to be developed. In this paper we analyze the benefits of two different exploration techniques for the floorplanning problem: Multi-Objective Genetic Algorithm (MOGA) and a Mixed Integer Linear Program (MILP). We present a novel algorithm that uses MILP to minimize average temperature in the 3D chip, whereas uses MOGA to insert TSVs, connecting the layers while the total wire length is minimized. Our experiments with two different 3D chips show that our algorithm achieves 10% reduction in the maximum temperature and thermal gradient.
引用
收藏
页码:1731 / 1738
页数:8
相关论文
共 50 条
  • [1] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [2] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [3] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [4] Fixed-outline Thermal-aware 3D Floorplanning
    Xiao, Linfu
    Sinha, Subarna
    Xu, Jingyu
    Young, Evangeline F. Y.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 552 - +
  • [5] The Thermal-aware Floorplanning for 3D ICs using carbon nanotube
    Shi, Shengqing
    Zhang, Xi
    Luo, Rong
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1155 - 1158
  • [6] Thermal-aware Floorplanning Guidelines for 3D ICs with Integrated Microchannels
    Zajac, Piotr
    Galicia, Melvin
    Napieralski, Andrzej
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 258 - 261
  • [7] Thermal-Aware Incremental Floorplanning for 3D ICs Based on MILP Formulation
    Ma, Yuchun
    Li, Xin
    Wang, Yu
    Hong, Xianlong
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12): : 2979 - 2989
  • [8] Boosting the 3D thermal-aware floorplanning problem through a master-worker parallel MOEA
    Arnaldo, Ignacio
    Cuesta-Infante, Alfredo
    Manuel Colmenar, J.
    Risco-Martin, Jose L.
    Ayala, Jose L.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (08): : 1089 - 1103
  • [9] Thermal-Aware Floorplanning with Min-cut Die Partition for 3D ICs
    Jang, Cheoljon
    Chong, Jong-who
    ETRI JOURNAL, 2014, 36 (04) : 634 - 641
  • [10] 3D IC floorplanning: Automating optimization settings and exploring new thermal-aware management techniques
    Frantz, Felipe
    Labrak, Lioua
    O'Connor, Ian
    MICROELECTRONICS JOURNAL, 2012, 43 (06) : 423 - 432