A Combination of Evolutionary Algorithm and Mathematical Programming for the 3D Thermal-Aware Floorplanning Problem

被引:0
|
作者
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
Ignacio Hidalgo, J. [1 ]
机构
[1] Univ Complutense Madrid, Dept Comp Architecture & Automat, E-28040 Madrid, Spain
关键词
Multi-Objective Optimization; Evolutionary Computation; Genetic Algorithms; Mathematical Programming; Floorplanning; Thermal Aware Design;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(1)Heat removal and power density distribution delivery have become two major reliability concerns in 3D stacked technology. Additionally, the placement of Through-Silicon-Vias (TSVs) for connecting different layers is one of the key issues in 3D technology. Although a few recent works have considered thermal-aware placement of cores in chip multiprocessor architectures, the concepts of 3D and TSVs have not been conveniently incorporated. Therefore, new suitable exploration methods for the 3D thermal-aware floorplaning problem need to be developed. In this paper we analyze the benefits of two different exploration techniques for the floorplanning problem: Multi-Objective Genetic Algorithm (MOGA) and a Mixed Integer Linear Program (MILP). We present a novel algorithm that uses MILP to minimize average temperature in the 3D chip, whereas uses MOGA to insert TSVs, connecting the layers while the total wire length is minimized. Our experiments with two different 3D chips show that our algorithm achieves 10% reduction in the maximum temperature and thermal gradient.
引用
收藏
页码:1731 / 1738
页数:8
相关论文
共 50 条
  • [31] Placement-aware 3D Floorplanning
    Nain, Rajeev K.
    Chrzanowska-Jeske, Malgorzata
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1727 - 1730
  • [32] A novel thermal-aware structure of TSV cluster in 3D IC
    Hou, Ligang
    Fu, Jingyan
    Wang, Jinhui
    Gong, Na
    MICROELECTRONIC ENGINEERING, 2016, 153 : 110 - 116
  • [33] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
    Oh, Deok Keun
    Choi, Mu Jun
    Kim, Ju Ho
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 24 (03)
  • [34] Assessment of Thermal-aware Floorplans in a 3D IC for Server Applications
    Jung, Ki Wook
    Cho, Eunho
    Jo, Sungeun
    Ryu, Seunggeol
    Kim, Jaechoon
    Oh, Dan
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1036 - 1047
  • [35] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs
    Al Saleh, Dima
    Safari, Yousef
    Amik, Fahad Rahman
    Vaisband, Boris
    2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
  • [36] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
    Oh, Deok Keun
    Choi, Mu Jun
    Kim, Ju Ho
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 9 - 16
  • [37] LETHOR: a thermal-aware proactive routing algorithm for 3D NoCs with less entrance to hot regions
    Safari, Maede
    Shirmohammadi, Zahra
    Rohbani, Nezam
    Farbeh, Hamed
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (06): : 8194 - 8218
  • [38] LETHOR: a thermal-aware proactive routing algorithm for 3D NoCs with less entrance to hot regions
    Maede Safari
    Zahra Shirmohammadi
    Nezam Rohbani
    Hamed Farbeh
    The Journal of Supercomputing, 2022, 78 : 1 - 25
  • [39] 3D floorplanning with thermal vias
    Wong, Eric
    Lim, Sung Kyu
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 876 - +
  • [40] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69