A Combination of Evolutionary Algorithm and Mathematical Programming for the 3D Thermal-Aware Floorplanning Problem

被引:0
|
作者
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
Ignacio Hidalgo, J. [1 ]
机构
[1] Univ Complutense Madrid, Dept Comp Architecture & Automat, E-28040 Madrid, Spain
关键词
Multi-Objective Optimization; Evolutionary Computation; Genetic Algorithms; Mathematical Programming; Floorplanning; Thermal Aware Design;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(1)Heat removal and power density distribution delivery have become two major reliability concerns in 3D stacked technology. Additionally, the placement of Through-Silicon-Vias (TSVs) for connecting different layers is one of the key issues in 3D technology. Although a few recent works have considered thermal-aware placement of cores in chip multiprocessor architectures, the concepts of 3D and TSVs have not been conveniently incorporated. Therefore, new suitable exploration methods for the 3D thermal-aware floorplaning problem need to be developed. In this paper we analyze the benefits of two different exploration techniques for the floorplanning problem: Multi-Objective Genetic Algorithm (MOGA) and a Mixed Integer Linear Program (MILP). We present a novel algorithm that uses MILP to minimize average temperature in the 3D chip, whereas uses MOGA to insert TSVs, connecting the layers while the total wire length is minimized. Our experiments with two different 3D chips show that our algorithm achieves 10% reduction in the maximum temperature and thermal gradient.
引用
收藏
页码:1731 / 1738
页数:8
相关论文
共 50 条
  • [21] Thermal-aware steiner routing for 3D stacked ICs
    Pathak, Mohit
    Lim, Sung Kyu
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 205 - 211
  • [22] Thermal-aware 3D IC placement via transformation
    Cong, Jason
    Luo, Guojie
    Wei, Jie
    Zhang, Yan
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 780 - +
  • [23] Reliability Consideration with Rectangle-and Double-Signal Through Silicon Vias Insertion in 3D Thermal-Aware Floorplanning
    Hsu, Chih-han
    Ruan, Shanq-Jang
    Chen, Ying-Jung
    Kan, Tsang-Chi
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 316 - 321
  • [24] A survey of optimization techniques for thermal-aware 3D processors
    Cao, Kun
    Zhou, Junlong
    Wei, Tongquan
    Chen, Mingsong
    Hu, Shiyan
    Li, Keqin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 397 - 415
  • [25] An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floorplanning
    Chen, Jianli
    Liu, Yan
    Zhu, Ziran
    Zhu, Wenxing
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 245 - 252
  • [26] Floorplanning 1024 Cores in a 3D-Stacked Network-on-Chip with Thermal-Aware Redistribution
    Chien, Jui-Hung
    Lung, Chiao-Ling
    Hsu, Chin-Chi
    Chou, Yung-Fa
    Kwai, Ding-Ming
    2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
  • [27] Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators
    Nezarat M.
    Shahhoseini H.S.
    Momeni M.
    Journal of Ambient Intelligence and Humanized Computing, 2023, 14 (08) : 10731 - 10744
  • [28] Thermal-aware Dynamic Weighted Adaptive Routing Algorithm for 3D Network-on-Chip
    Kaleem, Muhammad
    Bin Isnin, Ismail Fauzi
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (11) : 342 - 348
  • [29] A thermal-driven floorplanning algorithm for 3D ICs
    Cong, J
    Wei, J
    Zhang, Y
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 306 - 313
  • [30] Proactive Thermal-Budget-Based Beltway Routing Algorithm for Thermal-Aware 3D NoC Systems
    Kuo, Che-Chuan
    Chen, Kun-Chih
    Chang, En-Lui
    Wu, An-Yeu
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,