共 50 条
- [41] High-level test synthesis with hierarchical test generation for delay-fault testability IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (1583-1596): : 1583 - 1596
- [45] Hardware Description Language Enhancements for High Level Synthesis of Hardware Accelerators ADVANCES IN COMPUTING AND DATA SCIENCES (ICACDS 2022), PT I, 2022, 1613 : 1 - 12
- [46] Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 519 - +
- [50] CRG godel based high-level test generation algorithm for VLSI ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 169 - 173