High level test generation for custom hardware: An industrial perspective

被引：0
|
作者：
Ghosh, I [1 ]
机构：
[1] Fujitsu Labs Amer, Sunnyvale, CA 94085 USA
来源：
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词：
RTL; ATPG; testing; validation; fault-coverage; fault simulation; functional test;
D O I：
10.1109/ATS.2005.65
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：458 / 458
页数：1
相关论文
共 50 条
  • [21] High-level Test Program Generation Strategies for Processors
    Hoseinzadeh, Shima
    Haghbayan, Mohammad Hashem
    PROCEEDINGS OF IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2013), 2013,
  • [22] Hardware accelerated constrained random test generation
    Pal, B.
    Sinha, A.
    Dasgupta, P.
    Chakrabarti, P. P.
    De, K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (04): : 423 - 433
  • [23] High-Level Functional Test Generation for Microprocessor Modules
    Oyeniran, Adeboye Stephen
    Ubar, Raimund
    PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 356 - 361
  • [24] Automatic test pattern generation from high level specifications
    Hassan, S
    Wahba, A
    Badr, A
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1506 - 1509
  • [25] MIXED LEVEL TEST-GENERATION FOR HIGH FAULT COVERAGE
    HUBNER, U
    HINSEN, H
    HOFEBAUER, M
    VIERHAUS, HT
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 791 - 796
  • [26] High-level delay test generation for modular circuits
    Yi, J
    Hayes, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (03) : 576 - 590
  • [27] Directed Test Generation for Hardware Validation: A Survey
    Jayasena, Aruna
    Mishra, Prabhat
    ACM COMPUTING SURVEYS, 2024, 56 (05)
  • [28] Modeling and Test Generation for Combinational Hardware Trojans
    Vinta, Manisha
    Sivanantham, S.
    2020 IEEE INTERNATIONAL TEST CONFERENCE INDIA (ITC INDIA), 2020, : 97 - 100
  • [29] Modeling and Test Generation for Combinational Hardware Trojans
    Zhou, Ziqi
    Guin, Ujjwal
    Agrawal, Vishwani D.
    2018 IEEE 36TH VLSI TEST SYMPOSIUM (VTS 2018), 2018,
  • [30] SYSTEM-LEVEL HARDWARE MODULE GENERATION
    SRIVASTAVA, MB
    RICHARDS, BC
    BRODERSEN, RW
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (01) : 20 - 35
12345