High level test generation for custom hardware: An industrial perspective

被引：0
|
作者：
Ghosh, I [1 ]
机构：
[1] Fujitsu Labs Amer, Sunnyvale, CA 94085 USA
来源：
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词：
RTL; ATPG; testing; validation; fault-coverage; fault simulation; functional test;
D O I：
10.1109/ATS.2005.65
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：458 / 458
页数：1
相关论文
共 50 条
  • [1] Delay test generation: A hardware perspective
    Savir, J
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (03): : 245 - 254
  • [2] Delay test generation: A hardware perspective
    Savir, Jacob
    Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 10 (03): : 245 - 254
  • [3] Delay Test Generation: A Hardware Perspective
    Jacob Savir
    Journal of Electronic Testing, 1997, 10 : 245 - 254
  • [4] High Level Synthesis for designing custom computing hardware
    Doncev, G
    Leeser, M
    Tarafdar, S
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 326 - 327
  • [5] High-level test generation for hardware testing and software validation
    Goloubeva, O
    Reorda, MS
    Violante, M
    EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2003, : 143 - 148
  • [6] Custom instruction generation with high-level synthesis
    Seto, Kenshu
    Fujita, Masahiro
    2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 14 - +
  • [7] Automated test model generation from switch level custom circuits
    Abadir, MS
    Zeng, J
    Pyron, C
    Zhu, JH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 184 - 187
  • [8] LFSR generation for high test coverage and low hardware overhead
    Martinez, Antonio Leonel Hernandez
    Kursheed, Saqib
    Reddy, Sudhakar Mannapuram
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (01): : 27 - 36
  • [9] AHIR: A hardware intermediate representation for hardware generation from high-level programs
    Sahasrabuddhe, Sameer D.
    Raja, Hakim
    Arya, Kavi
    Desai, Madhav P.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 245 - +
  • [10] High level test generation/SW based embedded test
    Parvathala, P
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 459 - 459
12345