共 50 条
- [31] Easily Cascaded Memristor-CMOS Hybrid Circuit for High-Efficiency Boolean Logic Implementation INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2018, 28 (12):
- [35] Deep submicron CMOS integrated circuit reliability simulation with SPICE 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 382 - 389
- [36] A Memristor SPICE Model for Designing Memristor Circuits 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 989 - 992
- [37] On the Performance of a Hybrid Memristor/MOS π-Attenuator Circuit 2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 369 - 372
- [38] A CMOS universal neuron circuit, static and dynamic spice simulations SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 185 - 188
- [39] Interface circuit for a Josephson-CMOS hybrid digital system IEEE Transactions on Applied Superconductivity, 1999, 9 (2 III): : 3314 - 3317