SPICE Simulator for Hybrid CMOS Memristor Circuit and System

被引:0
|
作者
Wang, Yuhao [1 ]
Fei, Wei [1 ]
Yu, Hao [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
memristor; SPICE simulator; internal state variable;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Memristor is a two-terminal non-linear passive electrical device. After its recently successful fabrication, a variety of applications based on memristor have been explored, such as non-volatile memory, reconfigurable computing and neural network. However, one major challenge when designing hybrid CMOS memristor integrated circuit is the lack of SPICE-like simulator for design validation. Current approach is to describe memristor device with equivalent circuit, which is however extremely time-consuming for large scale design simulation due to additional modeling components. In this paper, a memristor SPICE simulator is introduced based on the recent new modified nodal analysis (MNA) framework, which can effectively support the non-conventional state variable such as doping ratio of memristor. As such, the memristor device can be stamped into state matrix similarly as one BSIM MOSFET. Compared with equivalent circuit simulation approach, our new MNA based approach exhibits 40x less simulation time for a 32 x 32 memristor crossbar circuit. A hybrid CMOS memristor circuit for classic conditioning training has also been studied by the developed SPICE simulator.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] A Novel CMOS-Memristor Based Inverter Circuit Design
    Abdoli, Behrooz
    Amirsoleimani, Amirali
    Shamsi, Jafar
    Mohammadi, Karim
    Ahmadi, Arash
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 371 - 376
  • [42] CMOS-Memristor Hybrid Integrated Pixel Sensors
    Smagulova, Kamilya
    Tankimanova, Aigerim
    James, Alex Pappachen
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 34 - 37
  • [43] Hybrid CMOS-Memristor based FPGA Architecture
    Sampath, Madankumar
    Mane, Pravin S.
    Ramesha, C. K.
    2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [44] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Kumar, Pratik
    Zhu, Kaichen
    Gao, Xu
    Wang, Sui-Dong
    Lanza, Mario
    Thakur, Chetan Singh
    NPJ 2D MATERIALS AND APPLICATIONS, 2022, 6 (01)
  • [45] On Defect Oriented Testing for Hybrid CMOS/memristor Memory
    Haron, Nor Zaidi
    Hamdioui, Said
    Haron, Nor Zaidi
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 353 - 358
  • [46] A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit
    Chakrabarti, B.
    Lastras-Montano, M. A.
    Adam, G.
    Prezioso, M.
    Hoskins, B.
    Cheng, K. -T.
    Strukov, D. B.
    SCIENTIFIC REPORTS, 2017, 7
  • [47] A multiply-add engine with monolithically integrated 3D memristor crossbar/CMOS hybrid circuit
    B. Chakrabarti
    M. A. Lastras-Montaño
    G. Adam
    M. Prezioso
    B. Hoskins
    M. Payvand
    A. Madhavan
    A. Ghofrani
    L. Theogarajan
    K.-T. Cheng
    D. B. Strukov
    Scientific Reports, 7
  • [48] Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
    Pratik Kumar
    Kaichen Zhu
    Xu Gao
    Sui-Dong Wang
    Mario Lanza
    Chetan Singh Thakur
    npj 2D Materials and Applications, 6
  • [49] Approximated SPICE Model for Memristor
    Zhang, Yu
    Zhang, Xuliang
    Yu, Juebang
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 928 - 931
  • [50] Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks
    Nguyen, Tien Van
    An, Jiyong
    Min, Kyeong-Sik
    MICROMACHINES, 2021, 12 (07)