In-line High-K/Metal Gate Monitoring Using Picosecond Ultrasonics

被引：0

作者：

Hsu, C. W. ^{[1
]}

Huang, R. P. ^{[1
]}

Chen, J. ^{[3
]}

Tan, J. ^{[3
]}

Huang, H. F. ^{[1
]}

Lin, Welch ^{[1
]}

Hsieh, Y. L. ^{[1
]}

Tsao, W. C. ^{[1
]}

Chen, C. H. ^{[1
]}

Lin, Y. M. ^{[1
]}

Lin, C. H.

Hsu, H. K. ^{[1
]}

Liu, K. ^{[1
]}

Huang, C. C. ^{[1
]}

Wu, J. Y. ^{[1
]}

Dai, J. ^{[2
]}

Mukundhan, P. ^{[2
]}

机构：

[1] United Microelect Corp, Adv Technol Dev Div, 18,Nanke 2nd Rd Tainan Sci Pk, Tainan, Taiwan

[2] Rudolph Technol, Rudolph, NJ 07836 USA

[3] 7F-9,No.81 Shuei Li Rd, Hsinchu 300, Taiwan

来源：

METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVII | 2013年 / 8681卷

关键词：

Aluminum CMP; High-K/metal gate; Picosecond Ultrasonic Measurement; SRAM Measurement;

D O I：

10.1117/12.2011348

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

High-K/metal gate technology, introduced by Intel, to replace the conventional oxide gate dielectric and polysilicon gate has truly revolutionized transistor technology more than any other change over the last 40 years. First introduced at the 45nm node, this complex process has now been adopted for advanced nodes. The capability of picosecond ultrasonic measurements (PULSE T) for in-line monitoring of High-K/metal gate structures was evaluated and the benefits of this technology for measuring various structures including SRAM, pad array, and line array key with excellent correlation to cross sectional TEM was demonstrated. We have shown that, only a direct measurement of SRAM structures can represent true variations of the metal gate height due to CMP process and is strongly affected by the design and layout of pattern, including pattern density, dummy design, and spacing. The small spot, non-contact, non-destructive nature of this technology allows for in-line measurements directly on these structures with excellent repeatability at a very high throughput.

引用

页数：9

共 50 条

[31] Process Technology - High-k Metal-Gate integration
Texas Instruments
Tech. Dig. Int. Electron Meet. IEDM, 2008,
[32] Integration of high-k/metal gate stacks for CMOS application
Chen, D. Y.
Lin, C. T.
Hsu, Y. R.
Chang, C. H.
Wang, H. Y.
Chiu, Y. S.
Yu, C. H.
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
[33] Performance and reliability of advanced High-K/Metal gate stacks
Garros, X.
Casse, M.
Reimbold, G.
Rafik, M.
Martin, F.
Andrieu, F.
Cosnier, V.
Boulanger, F.
MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
[34] Interface dipole engineering in metal gate/high-k stacks
Huang AnPing
Zheng XiaoHu
Xiao ZhiSong
Wang Mei
Di ZengFeng
Chu, Paul K.
CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
[35] CMP Solutions for the Integration of High-K Metal Gate Technologies
Dysard, J. M.
Brusic, V.
Feeney, P.
Grumbine, S.
Moeggenborg, K.
Whitener, G.
Ward, W. J.
Burns, G.
Choi, K.
CHEMICAL MECHANICAL POLISHING 11, 2010, 33 (10): : 77 - 89
[36] Progressive breakdown characteristics of high-K/metal gate stacks
Bersuker, G.
Chowdhury, N.
Young, C.
Heh, D.
Misra, D.
Choi, R.
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 49 - +
[37] Mismatch in High-K Metal Gate Process Analog Design
Woo, A.
Eberhart, H.
Li, Y.
Ito, A.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[38] High-K gate dielectrics
Qi, WJ
Lee, BH
Nieh, R
Kang, LG
Jeon, Y
Onishi, K
Lee, JC
MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
[39] Metal gate and high-k gate dielectrics for sub 50 nm high performance MOSFETs
Park, Hokyung
Hasan, Musarrat
Jo, Minseok
Hwang, Hyunsang
ELECTRONIC MATERIALS LETTERS, 2007, 3 (02) : 75 - 85
[40] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
Takahashi, K. (k-takahashi@ha.jp.nec.com), 1600, Japan Society of Applied Physics (44):

← 1 2 3 4 5 →