Evaluation of Low-Power Computing when Operating on Subsets of Multicore Processors

被引:5
|
作者
Hamady, Faisal [1 ]
Kayssi, Ayman [1 ]
Chehab, Ali [1 ]
Mansour, Mohammad [1 ]
机构
[1] Amer Univ Beirut, Dept Elect & Comp Engn, Beirut, Lebanon
关键词
Low power computing; Mobile platforms; Power management;
D O I
10.1007/s11265-012-0697-z
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Given the accelerated growth in tablet devices, smartphones, and netbooks, designers are faced with serious challenges to meet the needs of mobility in terms of battery life and form factor. It is vital to investigate how to deliver the best mobile experience to users while ensuring adequate levels of performance. In this paper, we present a power management evaluation of multi-core processor systems by comparing thermal power, battery life, and performance when running different types of workloads under a limited number of cores. To show the potential gains from a system power management perspective, we have assessed a mobile platform featuring the Second Generation Intel Core i5 processor, and tested it on a wide selection of workloads and benchmarks. Experimental results show significant thermal power reduction (up to 40 %) in a variety of scenarios, while system performance was sustained in most cases but sacrificed in a few other uncommon situations.
引用
收藏
页码:193 / 208
页数:16
相关论文
共 50 条
  • [21] Low-power instruction bus encoding for embedded processors
    Petrov, P
    Orailoglu, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 812 - 826
  • [22] Exploiting reconfigurability for low-power control of embedded processors
    Carro, L
    Corrêa, E
    Cardozo, R
    Moraes, F
    Bampi, S
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 421 - 424
  • [23] Instruction cache organisation for embedded low-power processors
    Jung, CW
    Kim, J
    ELECTRONICS LETTERS, 2001, 37 (09) : 554 - 555
  • [24] Reliability Assessment of Low-Power Processors in Supercomputing Systems
    Shin, Insun
    Kwon, Daeil
    NANOSCIENCE AND NANOTECHNOLOGY LETTERS, 2017, 9 (08) : 1241 - 1245
  • [25] Intelligent Governor for Low-power Mobile Application Processors
    Jang, Hyung Beom
    Kim, Jae Min
    Lee, Hoi-Jin
    Chung, Sung Woo
    Shin, Youngmin
    Son, Jae Cheol
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 206 - +
  • [26] A MSB truncation scheme for low-power video processors
    Moshnyaga, VG
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 291 - 294
  • [27] Transforming binary code for low-power embedded processors
    Petrov, P
    Orailoglu, A
    IEEE MICRO, 2004, 24 (03) : 21 - 33
  • [28] Buffer-Controlled Cache for Low-Power Multicore Systems
    Calagos, Marven
    Chu, Yul
    2016 IEEE SIXTH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS (ICCE), 2016, : 147 - 152
  • [29] Design a Low-Power Scheduling Mechanism for a Multicore Android System
    Chu, Slo-Li
    Chen, Shiue-Ru
    Weng, Sheng-Fu
    2012 FIFTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND PROGRAMMING (PAAP), 2012, : 25 - 30
  • [30] A fine grain cooled logic architecture for low-power processors
    Matsubara, H
    Watanabe, T
    Nakamura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (03) : 735 - 740