Reliability Assessment of Low-Power Processors in Supercomputing Systems

被引:0
|
作者
Shin, Insun [1 ]
Kwon, Daeil [2 ]
机构
[1] UNIST, Dept Syst Design & Control Engn, Ulsan 44919, South Korea
[2] UNIST, Sch Mech Aerosp & Nucl Engn, Ulsan 44919, South Korea
基金
新加坡国家研究基金会;
关键词
Failure Modes; Mechanisms; and Effects Analysis; Lifetime Prediction; Low-Power Processors; Physics of Failure; Supercomputing Systems; JOINT;
D O I
10.1166/nnl.2017.2474
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Low-power processors have emerged as an alternative for supercomputers and cloud computers to reduce their energy consumption. Many low-power processors are designed and used for mobile devices, such as phones, tablets, and laptops, and their reliability is commonly evaluated based on mobile use conditions. Supercomputers are, on the other hand, often used for high-performance computing, including complex calculations, graphics processing, and large-scale modeling and simulations, which generates heavy workload and stress conditions. Therefore, the reliability of low-power processors in supercomputing systems can be of concern. This paper assessed the lifetime of low-power processors used in high-performance computing environments. Failure modes, mechanisms, and effects analysis identified thermo-mechanical fatigue at board level solder joints as a critical failure mechanism of low-power processors. An HPC use condition was estimated based on the supercomputer use statistics collected from a supercomputing center. Experimental studies were conducted to correlate the use conditions with changes in the package temperature. A physics-of- failure-based reliability model was used to estimate the lifetime of low-power processors under multiple load ratios with or without active cooling. Recommendations for reliable operation of low-power processor-based supercomputers were presented.
引用
收藏
页码:1241 / 1245
页数:5
相关论文
共 50 条
  • [1] Low-power design for embedded processors
    Moyer, B
    PROCEEDINGS OF THE IEEE, 2001, 89 (11) : 1576 - 1587
  • [2] Simultaneous thin-thread processors for low-power embedded systems
    Ro, Won W.
    Yi, Jaeyoung
    Park, Joon-Sang
    Park, Joonseok
    IEICE ELECTRONICS EXPRESS, 2008, 5 (19) : 802 - 808
  • [3] Low-power techniques for network security processors
    You, Yi-Ping
    Tseng, Chun-Yen
    Huang, Yu-Hui
    Huang, Po-Chiun
    Hwang, TingTing
    Hsu, Sheng-Yu
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 355 - 360
  • [4] Low-power architectures for programmable multimedia processors
    Nishitani, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 184 - 196
  • [5] Low-power control architecture for embedded processors
    Mattos, JCB
    Kreutz, M
    Carro, L
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 221 - 226
  • [6] A low-power cache system for embedded processors
    Park, GH
    Lee, KW
    Lee, JS
    Han, TD
    Kim, SD
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 316 - 319
  • [7] A low-power branch predictor for embedded processors
    Chung, SW
    Park, GH
    Park, SB
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2004, E87D (09): : 2253 - 2257
  • [8] A survey on low-power media processors for mobile applications
    Iwata K.
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2010, 64 (04): : 488 - 494
  • [9] DESIGN EFFORTS LEARNED FOR LOW-POWER RISC PROCESSORS
    KAWASAKI, S
    ELECTRONIC DESIGN, 1995, 43 (01) : 58 - 58
  • [10] Low-power instruction bus encoding for embedded processors
    Petrov, P
    Orailoglu, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 812 - 826