共 50 条
- [41] Low-power scheduling with resources operating at multiple voltages IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
- [42] CAP Bench: a benchmark suite for performance and energy evaluation of low-power many-core processors CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (04):
- [44] Low-Power Memory Addressing Scheme for Fast Fourier Transform Processors 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 653 - 656
- [45] Automatic Design of Domain-Specific Instructions for Low-Power Processors PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 1 - 8
- [47] A low-power clock generator for system-on-a-chip (SoC) processors ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 395 - 398
- [48] Virtual Floating-point Units for Low-power Embedded Processors 2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 61 - 68
- [50] Hybrid reconfigurable processors - The road to low-power consumption - Invited address ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 300 - 303