Evaluation of Low-Power Computing when Operating on Subsets of Multicore Processors

被引:5
|
作者
Hamady, Faisal [1 ]
Kayssi, Ayman [1 ]
Chehab, Ali [1 ]
Mansour, Mohammad [1 ]
机构
[1] Amer Univ Beirut, Dept Elect & Comp Engn, Beirut, Lebanon
关键词
Low power computing; Mobile platforms; Power management;
D O I
10.1007/s11265-012-0697-z
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Given the accelerated growth in tablet devices, smartphones, and netbooks, designers are faced with serious challenges to meet the needs of mobility in terms of battery life and form factor. It is vital to investigate how to deliver the best mobile experience to users while ensuring adequate levels of performance. In this paper, we present a power management evaluation of multi-core processor systems by comparing thermal power, battery life, and performance when running different types of workloads under a limited number of cores. To show the potential gains from a system power management perspective, we have assessed a mobile platform featuring the Second Generation Intel Core i5 processor, and tested it on a wide selection of workloads and benchmarks. Experimental results show significant thermal power reduction (up to 40 %) in a variety of scenarios, while system performance was sustained in most cases but sacrificed in a few other uncommon situations.
引用
收藏
页码:193 / 208
页数:16
相关论文
共 50 条
  • [41] Low-power scheduling with resources operating at multiple voltages
    Shiue, WT
    Chakrabarti, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 536 - 543
  • [42] CAP Bench: a benchmark suite for performance and energy evaluation of low-power many-core processors
    Souza, Matheus A.
    Penna, Pedro Henrique
    Queiroz, Matheus M.
    Pereira, Alyson D.
    Wanderley Goes, Luis Fabricio
    Freitas, Henrique C.
    Castro, Marcio
    Navaux, Philippe O. A.
    Mehaut, Jean-Francois
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (04):
  • [43] AUGMENTED FIFO CACHE REPLACEMENT POLICIES FOR LOW-POWER EMBEDDED PROCESSORS
    Cho, Sangyeun
    Al Moakar, Lory
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (06) : 1081 - 1092
  • [44] Low-Power Memory Addressing Scheme for Fast Fourier Transform Processors
    Xiao, Xin
    Oruklu, Erdal
    Saniie, Jafar
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 653 - 656
  • [45] Automatic Design of Domain-Specific Instructions for Low-Power Processors
    Gonzalez-Alvarez, Cecilia
    Sartor, Jennifer B.
    Alvarez, Carlos
    Jimenez-Gonzalez, Daniel
    Eeckhout, Lieven
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 1 - 8
  • [46] Reflex: Using Low-Power Processors in Smartphones without Knowing Them
    Lin, Felix Xiaozhu
    Wang, Zhen
    Likamwa, Robert
    Zhong, Lin
    ACM SIGPLAN NOTICES, 2012, 47 (04) : 13 - 24
  • [47] A low-power clock generator for system-on-a-chip (SoC) processors
    Fahim, AM
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 395 - 398
  • [48] Virtual Floating-point Units for Low-power Embedded Processors
    Gilani, Syed Zohaib
    Kim, Nam Sung
    Schulte, Michael
    2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 61 - 68
  • [49] High-Throughput LDPC Decoder on Low-Power Embedded Processors
    Le Gal, Bertrand
    Jego, Christophe
    IEEE COMMUNICATIONS LETTERS, 2015, 19 (11) : 1861 - 1864
  • [50] Hybrid reconfigurable processors - The road to low-power consumption - Invited address
    Rabaey, JM
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 300 - 303