Intrinsic Hot-Carrier Degradation of nMOSFETs by Decoupling PBTI Component in 28nm High-K/Metal Gate Stacks

被引:0
|
作者
Hsu, Nathan Hui-Hsin [1 ]
You, Jian-Wen [1 ]
Ma, Huan-Chi [1 ]
Lee, Shih-Ching [1 ]
Chen, Eliot [1 ]
Huang, L. S. [1 ]
Cheng, Yao-Chin [1 ]
Cheng, Osbert [1 ]
Chen, I. C. [1 ]
机构
[1] United Microelect Corp Ltd UMC, Adv Technol Div Device, Tainan 74147, Taiwan
关键词
component; high-k/metal gate device; PBTI and HC degradation; Intrinsic HC degradation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the first time, a new decoupling method of PBTI component from hot-carrier (HC) stress is proposed. It is found that the HC degradation is contributed from both PBTI and intrinsic HC component. Using the power-law time exponent of V-t shift in PBTI and HC, the intrinsic HC degradation can be extracted. In addition, a physical model for HC degradation in high-k/metal gate (HK/MG) device has been suggested.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Degradation of High-k/Metal Gate nMOSFETs Under ESD-Like Stress in a 32-nm Technology
    Yang, Yang
    Gauthier, Robert J.
    Chatty, Kiran
    Li, Junjun
    Mishra, Rahul
    Mitra, Souvick
    Ioannou, Dimitris E.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (01) : 118 - 125
  • [32] Investigation of degradation and recovery characteristics of NBTI in 28-nm high-k metal gate process
    巩伟泰
    李闫
    孙亚宾
    石艳玲
    李小进
    Chinese Physics B, 2023, 32 (12) : 719 - 726
  • [33] Investigation of degradation and recovery characteristics of NBTI in 28-nm high-k metal gate process
    Gong, Wei-Tai
    Li, Yan
    Sun, Ya-Bin
    Shi, Yan-Ling
    Li, Xiao-Jin
    CHINESE PHYSICS B, 2023, 32 (12)
  • [34] Self-Align Nitride Based Logic NVM in 28nm High-k Metal Gate CMOS technology
    Lin, P. Y.
    Yang, T. H.
    Sung, Y. T.
    Lin, C. J.
    King, Y. C.
    Chang, T. S.
    2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [35] PBTI RELAXATION DYNAMICS AFTER AC VS. DC STRESS IN HIGH-K/METAL GATE STACKS
    Zhao, K.
    Stathis, J. H.
    Kerber, A.
    Cartier, E.
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 50 - 54
  • [36] Abnormal Relationship Between Hot Carrier Stress Degradation and Body Current in High-k Metal Gate in the 14-nm Node
    Chang, Kai-Chun
    Liao, Jih-Chien
    Chang, Ting-Chang
    Yeh, Chien-Hung
    Lin, Chien-Yu
    Jin, Fu-Yuan
    Lin, Yu-Shan
    Ciou, Fong-Min
    Hung, Wei-Chun
    Lin, Yun-Hsuan
    Lien, Chen-Hsin
    Cheng, Osbert
    Huang, Cheng-Tung
    Ye, Yi-Han
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 498 - 501
  • [37] Influence of ultra-thin TiN thickness(1.4 nm and 2.4 nm) on positive bias temperature instability(PBTI)of high-k/metal gate nMOSFETs with gate-last process
    祁路伟
    杨红
    任尚清
    徐烨峰
    罗维春
    徐昊
    王艳蓉
    唐波
    王文武
    闫江
    朱慧珑
    赵超
    陈大鹏
    叶甜春
    Chinese Physics B, 2015, 24 (12) : 505 - 508
  • [38] Single metal gate on high-k gate stacks for 45nm low power CMOS
    Taylor, W. J., Jr.
    Capasso, C.
    Min, B.
    Winstead, B.
    Verret, E.
    Loiko, K.
    Gilmer, D.
    Hegde, R. I.
    Schaeffer, J.
    Luckowski, E.
    Martinez, A.
    Raymond, M.
    Happ, C.
    Triyoso, D. H.
    Kalpat, S.
    Haggag, A.
    Roan, D.
    Nguyen, J. -Y.
    La, L. B.
    Hebert, L.
    Smith, J.
    Jovanovic, D.
    Burnett, D.
    Foisy, M.
    Cave, N.
    Tobin, P. J.
    Samavedam, S. B.
    White, B. E., Jr.
    Venkatesan, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 366 - +
  • [39] Influence of ultra-thin TiN thickness (1.4 nm and 2.4 nm) on positive bias temperature instability (PBTI) of high-k/metal gate nMOSFETs with gate-last process
    Qi Lu-Wei
    Yang Hong
    Ren Shang-Qing
    Xu Ye-Feng
    Luo Wei-Chun
    Xu Hao
    Wang Yan-Rong
    Tang Bo
    Wang Wen-Wu
    Yan Jiang
    Zhu Hui-Long
    Zhao Chao
    Chen Da-Peng
    Ye Tian-Chun
    CHINESE PHYSICS B, 2015, 24 (12)
  • [40] The Experimental Demonstration of the BTI-Induced Breakdown Path in 28nm High-k Metal Gate Technology CMOS Devices
    Hsieh, E. R.
    Lu, P. Y.
    Chung, Steve S.
    Chang, K. Y.
    Liu, C. H.
    Ke, J. C.
    Yang, C. W.
    Tsai, C. T.
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,