Thermal management for stacked 3D microelectronic packages

被引:4
|
作者
Popova, N [1 ]
Schaeffer, C [1 ]
Sarno, C [1 ]
Parbaud, S [1 ]
Kapelski, G [1 ]
机构
[1] Ecole Natl Super Electrochim & Electrome Grenoble, Lab Electrotech Grenoble, CNRS, UMR 5529,INPG, F-38402 St Martin Dheres, France
关键词
D O I
10.1109/PESC.2005.1581869
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
The 3D packaging allow to create compact, lightweight and multifunctional electronic packages. They are obtained by stacking of electronic substrates and ensure better performances of all the system. The main constraint generated by these developments is the thermal management of the entire module. According to applications, specific thermal constraints appear and require the implementation of adapted cooling techniques. The objective of this work is to design and develop a 3D electronic module with the high heat dissipative capacities (50 W). With this intention, a thermal study of the 3D system was led in order to optimize the thermal transfer in the module. Interlayer thermal interactions affect significantly the response of the stacked 3D module. An option of cooling of the module is proposed in order to evacuate the required power. Micro heat pipes were retained to evacuate the required power. The potential applications are envisioned in avionics, space and radar sectors.
引用
收藏
页码:1761 / 1766
页数:6
相关论文
共 50 条
  • [41] HIGH-TEMPERATURE THERMAL CHARACTERISTICS OF MICROELECTRONIC PACKAGES
    BAXTER, GK
    ANSLOW, JW
    IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1977, 13 (04): : 385 - 390
  • [42] FRACTURE MECHANISMS IN Sn-Ag-Cu SOLDER MICRO-BUMPS FOR 3D MICROELECTRONIC PACKAGES
    Talebanpour, Babak
    Dutta, Indranath
    INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2015, VOL 2, 2015,
  • [43] Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs
    Wong, Eric
    Lim, Sung Kyu
    2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 267 - 272
  • [44] Thermal-aware steiner routing for 3D stacked ICs
    Pathak, Mohit
    Lim, Sung Kyu
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 205 - 211
  • [45] A new method of determining the thermal resistance of microelectronic packages
    Teoh, King-Long
    Seetharamu, K.N.
    Hassan, Ahmad Yusoff
    Journal of Microelectronics and Electronic Packaging, 2005, 2 (01): : 84 - 96
  • [46] Thermal-Aware Memory Management Unit of 3D-Stacked DRAM for 3D High Definition (HD) Video
    Chang, Chih-Yuan
    Huang, Po-Tsang
    Chen, Yi-Chun
    Chang, Tian-Sheuan
    Hwang, Wei
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 76 - 81
  • [47] 3D microelectronic with BEOL compatible devices
    Drouin, D.
    A-Bounouar, M.
    Droulers, G.
    Labalette, M.
    Pioro-Ladriere, M.
    Souifi, A.
    Ecoffey, S.
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [48] Optimization of packaging materials and design for thermal management in stacked-die packages
    Moon, Sung-won
    Dizon, Michael
    Chiu, Chia-pin
    Garcia, Enrico
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1226 - +
  • [49] Chip-Package Interaction in 3D stacked IC packages using Finite Element Modelling
    Vandevelde, Bart
    Ivankovic, A.
    Debecker, B.
    Lofrano, M.
    Vanstreels, K.
    Guo, W.
    Cherman, V.
    Gonzalez, M.
    Van der Plas, G.
    De Wolf, I.
    Beyne, E.
    Tokei, Z.
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1200 - 1205
  • [50] Warpage Modeling for 3D Packages
    Amagai, Masazumi
    Suzuki, Yutaka
    2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,