Thermal management for stacked 3D microelectronic packages

被引:4
|
作者
Popova, N [1 ]
Schaeffer, C [1 ]
Sarno, C [1 ]
Parbaud, S [1 ]
Kapelski, G [1 ]
机构
[1] Ecole Natl Super Electrochim & Electrome Grenoble, Lab Electrotech Grenoble, CNRS, UMR 5529,INPG, F-38402 St Martin Dheres, France
关键词
D O I
10.1109/PESC.2005.1581869
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
The 3D packaging allow to create compact, lightweight and multifunctional electronic packages. They are obtained by stacking of electronic substrates and ensure better performances of all the system. The main constraint generated by these developments is the thermal management of the entire module. According to applications, specific thermal constraints appear and require the implementation of adapted cooling techniques. The objective of this work is to design and develop a 3D electronic module with the high heat dissipative capacities (50 W). With this intention, a thermal study of the 3D system was led in order to optimize the thermal transfer in the module. Interlayer thermal interactions affect significantly the response of the stacked 3D module. An option of cooling of the module is proposed in order to evacuate the required power. Micro heat pipes were retained to evacuate the required power. The potential applications are envisioned in avionics, space and radar sectors.
引用
收藏
页码:1761 / 1766
页数:6
相关论文
共 50 条
  • [31] An Efficient Lid Design for Cooling Stacked Flip-chip 3D Packages
    Sikka, Kamal
    Wakil, Jamil
    Toy, Hilton
    Liu, Hsichang
    2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 606 - 611
  • [32] Fuzzy-Based Thermal Management Scheme for 3D Chip Multicores with Stacked Caches
    Shen, Lili
    Wu, Ning
    Yan, Gaizhen
    ELECTRONICS, 2020, 9 (02)
  • [33] THERMAL CONSIDERATIONS IN DESIGN OF HYBRID MICROELECTRONIC PACKAGES
    BUCHANAN, RC
    REEBER, MD
    SOLID STATE TECHNOLOGY, 1973, 16 (02) : 39 - 43
  • [34] Thermal Characterization of TSV based 3D Stacked ICs
    Swarup, Sahana
    Tan, Sheldon X. -D.
    Liu, Zao
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 335 - 338
  • [35] Thermal modeling and analysis of advanced 3D stacked structures
    Vaddina, Kameswar Rao
    Rahmani, Amir-Mohammad
    Latif, Khalid
    Liljeberg, Pasi
    Plosila, Juha
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 248 - 257
  • [36] Thermal layout optimization for 3D stacked multichip modules
    Chen Y.
    Zhao D.
    Liu F.
    Gao J.
    Zhu H.
    Microelectronics Journal, 2023, 139
  • [37] Thermal experimental and modeling analysis of high power 3D packages
    Oprins, H.
    Cherman, V.
    Van der Plas, G.
    Maggioni, F.
    De Vos, J.
    Beyne, E.
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [38] Thermal issues in stacked die packages
    Rencz, M
    Twenty-First Annual IEEE Semiconductor Thermal Measurement and Management Symposium, Proceedings 2005, 2005, : 307 - 312
  • [39] A simplification method of TSV interposer for thermal analysis in 3D packages
    Tian, Wenchao
    Cui, Hao
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 820 - 823
  • [40] A simplification method of solder joints for thermal analysis in 3D packages
    Tian, Wenchao
    Cui, Hao
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 812 - 815