Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates

被引：0

作者：

Alluri, Sudhakar ^{[1
]}

Dasharatha, M. ^{[1
]}

Naik, B. Rajendra ^{[1
]}

Reddy, N. S. S. ^{[2
]}

机构：

[1] Osmania Univ, Elect & Commun Engn Dept, Hyderabad, Telangana State, India

[2] Osmania Univ, Elect & Commun Engn Dept, VCE, Hyderabad, Telangana State, India

来源：

2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1 | 2016年

关键词：

CMOS; full adder; exclusive-NOR (XNOR); low power; delay; VLSI; High-Level synthesis; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This present paper, a 3 transistor XNOR gate is proposed. The proposed XNOR gate is designed using CADENCE EDA tool and simulated using the SPECTRE VIRTUOSO at 180 nm technology. The proposed results are compared with the previous existing designs in terms of power and delay. It is observed that the power consumption is reduced by 65.19 % for three transistor XNOR gate and 48.11% for eight transistor full adder. It is also observed that the delay is reduced by 31.82% for three transistors XNOR gate and 28.76% for eight transistors full adder.

引用

页码：565 / 570

页数：6

共 50 条

[41] A high-speed hybrid Full Adder with low power consumption
Hemmati, Kamran Delfan
Fallahpour, Mojtaba Behzad
Golmakani, Abbas
Hemmati, Kamyar Delfan
IEICE ELECTRONICS EXPRESS, 2012, 9 (24): : 1900 - 1905
[42] A SURVEY OF LOW POWER HIGH SPEED ONE BIT FULL ADDER
Chore, N. M.
Mandavgane, R. N.
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 302 - +
[43] A Low-Power High-Speed Hybrid Full Adder
Mewada, Manan
Zaveri, Mazad
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
[44] Design of ultra compact all-optical XOR and AND logic gates with low power consumption
Ishizaka, Yuhei
Kawaguchi, Yuki
Saitoh, Kunimasa
Koshiba, Masanori
OPTICS COMMUNICATIONS, 2011, 284 (14) : 3528 - 3533
[45] Design of high speed ternary full adder and three-input XOR circuits using CNTFETs
Murotiya, Sneh Lata
Gupta, Anu
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 292 - 297
[46] A 10-transistor low-power high-speed full adder cell
Mahmoud, HA
Bayoumi, MA
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 43 - 46
[47] Design of 16T Full Adder Circuit Using 6T XNOR Gates
Gadekar, Mandar
Chavan, Rajiv
Matkar, Nikhil
Jagushte, Siddhesh
Joshi, Sangeeta
2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL (ICAC3), 2017,
[48] High-speed low-power logic gates using floating gates
Rodríguez-Villegas, E
Quintana, JM
Avedillo, MJ
Rueda, A
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 389 - 392
[49] Design and analysis of XOR gates for high-speed and low-jitter applications
Bui, Hung Tien
Savaria, Yvon
WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 6, 2005, : 60 - 65
[50] Low Power CMOS Full Adder Cells based on Alternative Logic for High-Speed Arithmetic Applications
Subramanian, Sriram Sundar
Gandhi, Mahendran
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2024, 54 (03):

← 1 2 3 4 5 →