Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates

被引：0

作者：

Alluri, Sudhakar ^{[1
]}

Dasharatha, M. ^{[1
]}

Naik, B. Rajendra ^{[1
]}

Reddy, N. S. S. ^{[2
]}

机构：

[1] Osmania Univ, Elect & Commun Engn Dept, Hyderabad, Telangana State, India

[2] Osmania Univ, Elect & Commun Engn Dept, VCE, Hyderabad, Telangana State, India

来源：

2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1 | 2016年

关键词：

CMOS; full adder; exclusive-NOR (XNOR); low power; delay; VLSI; High-Level synthesis; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This present paper, a 3 transistor XNOR gate is proposed. The proposed XNOR gate is designed using CADENCE EDA tool and simulated using the SPECTRE VIRTUOSO at 180 nm technology. The proposed results are compared with the previous existing designs in terms of power and delay. It is observed that the power consumption is reduced by 65.19 % for three transistor XNOR gate and 48.11% for eight transistor full adder. It is also observed that the delay is reduced by 31.82% for three transistors XNOR gate and 28.76% for eight transistors full adder.

引用

页码：565 / 570

页数：6

共 50 条

[21] Low power and high performance dynamic CMOS XOR/XNOR gate design
Wang, Jinhui
Gong, Na
Hou, Ligang
Peng, Xiaohong
Geng, Shuqin
Wu, Wuchen
MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2781 - 2784
[22] A New Design of Low Power High Speed Hybrid CMOS Full Adder
Agarwal, Mayur
Agrawal, Neha
Alam, Md. Anis
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 448 - 452
[23] Low power synthesis of XOR-XNOR intensive combinational logic
Balasubramanian, Padmanabhan
Edwards, D. A.
Narayanan, C. Hari
2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 243 - 246
[24] Realization of XNOR logic function with all-optical high contrast XOR and NOT gates
Shaik, E. H.
Rangaswamy, N.
OPTO-ELECTRONICS REVIEW, 2018, 26 (01) : 63 - 72
[25] Ultracompact tunable bifunctional XOR and XNOR photonic crystal logic gates
Ibrahim, Mahmoud Salman S.
El-Okr, Mohammed M.
Hamed, M. Kotb Gad
Obayya, Salah Sabry A.
Hameed, Mohamed Farhat O.
OPTICAL ENGINEERING, 2020, 59 (02)
[26] Design, simulation of XOR/XNOR and AND logic gates using the optical two-circle switch
Hashemi, Babak
Keihani, Maryam
Alizadeh, Amir Hamid
OPTICS CONTINUUM, 2022, 1 (02): : 399 - 408
[27] Microring Resonator Based All Optical XOR and XNOR Logic Gates
Godbole, Abhishek
Dali, Prathmesh P.
Singh, G.
Tanabe, Takasumi
2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNIQUES IN INFORMATION AND COMMUNICATION TECHNOLOGIES (ICCTICT), 2016,
[28] Cell Design Methodology Based on Transmission Gate for Low-Power High-Speed Balanced XOR-XNOR Circuits in Hybrid-CMOS Logic Style
Nikoubin, Tooraj
Grailoo, Mandieh
Mozafari, Sayyed Hasan
JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (04) : 503 - 512
[29] A High-Performance Full Adder Circuit Based On A Novel 7-T XOR-XNOR Cell
Ding, Yanyu
Wang, Deming
Huang, Qingqing
Tan, Hongzhou
MECHATRONICS AND INDUSTRIAL INFORMATICS, PTS 1-4, 2013, 321-324 : 361 - 366
[30] CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
Hatefinasab, Seyedehsomayeh
JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (04)

← 1 2 3 4 5 →