Design of Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates

被引：0

作者：

Alluri, Sudhakar ^{[1
]}

Dasharatha, M. ^{[1
]}

Naik, B. Rajendra ^{[1
]}

Reddy, N. S. S. ^{[2
]}

机构：

[1] Osmania Univ, Elect & Commun Engn Dept, Hyderabad, Telangana State, India

[2] Osmania Univ, Elect & Commun Engn Dept, VCE, Hyderabad, Telangana State, India

来源：

2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1 | 2016年

关键词：

CMOS; full adder; exclusive-NOR (XNOR); low power; delay; VLSI; High-Level synthesis; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This present paper, a 3 transistor XNOR gate is proposed. The proposed XNOR gate is designed using CADENCE EDA tool and simulated using the SPECTRE VIRTUOSO at 180 nm technology. The proposed results are compared with the previous existing designs in terms of power and delay. It is observed that the power consumption is reduced by 65.19 % for three transistor XNOR gate and 48.11% for eight transistor full adder. It is also observed that the delay is reduced by 31.82% for three transistors XNOR gate and 28.76% for eight transistors full adder.

引用

页码：565 / 570

页数：6

共 50 条

[31] Design & Study of a Low Power High Speed Full Adder Using GDI Multiplexer
Mukherjee, Biswarup
Ghosal, Aniruddha
2015 IEEE 2ND INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION SYSTEMS (RETIS), 2015, : 465 - 470
[32] Design of low power, high speed multiplier using optimized PDP full adder
Kathirvelu, M.
Manigandan, D.T.
Journal of Computational Information Systems, 2012, 8 (15): : 6347 - 6356
[33] Low Power Design of A Full Adder Standard Cell
Hu, Jianping
Wang, Jun
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[34] Performance analysis of a low power high speed full adder
Bajpai, Paro
Mittal, Priyanka
Rana, Amita
Aneja, Bhupesh
2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 291 - 295
[35] A 14-transistor low power high-speed full adder cell
Khatibzadeh, AA
Raahemifar, K
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 163 - 166
[36] An alternative logic approach to implement high-speed low-power full adder cells
Aguirre, M
Linares, M
SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2005, : 166 - 171
[37] Implementation of XOR/XNOR and AND logic gates by using Mach-Zehnder interferometers
Kumar, Ajay
Kumar, Santosh
Raghuwanshi, Sanjeev Kumar
OPTIK, 2014, 125 (19): : 5764 - 5767
[38] Design of Low Power and High Speed Ripple Carry Adder Using Modified Feedthrough Logic
Sahoo, Sauvagya Ranjan
Mahapatra, Kamala Kanta
PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 377 - 380
[39] Design and analysis of 10-transistor full adders using novel XOR-XNOR gates
Bui, HT
Al-Sheraidah, AK
Wang, YK
2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 619 - 622
[40] Ultra High Speed CNFET Full-Adder Cell Based on Majority Gates
Navi, Keivan
Sharifi, Fazel
Momeni, Amir
Keshavarzian, Peiman
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 932 - 934

← 1 2 3 4 5 →