A Subthreshold MOSFET Voltage Reference Based on Current Mirror Technology Under 55 nm CMOS Process

被引：6
|
作者：
Ning, Ning [1 ]
Zhao, Siyuan [1 ]
Wu, Kejun [1 ]
Wu, Shuangyi [1 ]
Liu, Taizhong [1 ]
Han, Junming [1 ]
Li, Liang [1 ]
机构：
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
来源：
NANOSCIENCE AND NANOTECHNOLOGY LETTERS | 2014年 / 6卷 / 02期
关键词：
Subthreshold MOSFET; Current Mirror Technology; 55 nm CMOS Process; Second-Order Temperature Compensation; BANDGAP;
D O I：
10.1166/nnl.2014.1734
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
Based on current mirror technology, a subthreshold MOSFET voltage reference with second-order temperature compensation is designed. The reference generator utilizes gate-source voltage difference (Delta V-gs) between two NMOS transistors, which both operate in subthreshold region to achieve second-order temperature compensation. By using current mirror technology, Delta V-gs that is complementary to absolute temperature is added to the output of the voltage reference. Simulation results show that a temperature coefficient of 5.9 ppm/degrees C at 1.2 V is achieved from -55 degrees C to 160 degrees C. The reference generator operates under supply voltage ranging from 1.1 V to 1.5 V with current lower than 8.6 mu A.
引用
收藏
页码：128 / 133
页数：6
相关论文
共 50 条
  • [1] Performance Analysis of Subthreshold Cascode Current Mirror in 130 nm CMOS Technology
    Jayaraman, Balaji
    Bhat, Navakanta
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 484 - 496
  • [2] Design methodology for MOSFET-based voltage reference circuits implemented in 28 nm CMOS technology
    Mohammed, Mahmood
    Abugharbieh, Khaldoon
    Abdelfattah, Mahmoud
    Kawar, Sanad
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2016, 70 (05) : 568 - 577
  • [3] Design of a Voltage Reference Circuit Based on Subthreshold and Triode MOSFETs in 90nm CMOS
    Mohammed, Mahmood
    Abugharbieh, Khaldoon
    Abdelfattah, Mahmoud
    Kawar, Sanad
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [4] A Bandgap Reference in 65 nm CMOS with Low Threshold Voltage MOSFET
    Zhang Jun-An
    Li Guangjun
    Zhang Ruitao
    Li Xi
    Fu Dongbing
    Yan Bo
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (12) : 1384 - 1390
  • [5] A low-power fully-mosfet voltage reference generator for 90 nm CMOS technology
    Di Naro, G.
    Lombardo, G.
    Paolino, C.
    Lullo, G.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 231 - +
  • [6] A Resistorless Current Reference Source for 65 nm CMOS Technology with Low Sensitivity to Process, Supply Voltage and Temperature Variations
    Lukaszewicz, Michal
    Borejko, Tomasz
    Pleskacz, Witold A.
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 75 - 79
  • [7] Low-voltage bandgap reference with output-regulated current mirror in 90 nm CMOS
    Lee, S.
    Lee, H.
    Woo, J. -K.
    Kim, S.
    ELECTRONICS LETTERS, 2010, 46 (14) : 976 - U34
  • [8] Short-channel MOSFET for terahertz wave detection fabricated in 55 nm silicon CMOS process technology
    Shang, Dechun
    Xing, Yingying
    Sun, Penglin
    ELECTRONICS LETTERS, 2019, 55 (25) : 1357 - 1358
  • [9] A Resistorless Voltage Reference with High-order Temperature Curvature Compensation in 55 nm CMOS Process
    Wu, Kejun
    Zhang, Yang
    Zhang, Qihui
    He, Guang
    Li, Jing
    Ning, Ning
    Liu, Yang
    Yu, Qi
    PROCEEDINGS OF THE 2017 5TH INTERNATIONAL CONFERENCE ON MECHATRONICS, MATERIALS, CHEMISTRY AND COMPUTER ENGINEERING (ICMMCCE 2017), 2017, 141 : 1210 - 1216
  • [10] A low-voltage process corner insensitive subthreshold CMOS voltage reference circuit
    Lin, Hongchin
    Chang, Dern-Koan
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 227 - +
12345