A Subthreshold MOSFET Voltage Reference Based on Current Mirror Technology Under 55 nm CMOS Process

被引：6

作者：

Ning, Ning ^{[1
]}

Zhao, Siyuan ^{[1
]}

Wu, Kejun ^{[1
]}

Wu, Shuangyi ^{[1
]}

Liu, Taizhong ^{[1
]}

Han, Junming ^{[1
]}

Li, Liang ^{[1
]}

机构：

[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China

来源：

NANOSCIENCE AND NANOTECHNOLOGY LETTERS | 2014年 / 6卷 / 02期

关键词：

Subthreshold MOSFET; Current Mirror Technology; 55 nm CMOS Process; Second-Order Temperature Compensation; BANDGAP;

D O I：

10.1166/nnl.2014.1734

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

Based on current mirror technology, a subthreshold MOSFET voltage reference with second-order temperature compensation is designed. The reference generator utilizes gate-source voltage difference (Delta V-gs) between two NMOS transistors, which both operate in subthreshold region to achieve second-order temperature compensation. By using current mirror technology, Delta V-gs that is complementary to absolute temperature is added to the output of the voltage reference. Simulation results show that a temperature coefficient of 5.9 ppm/degrees C at 1.2 V is achieved from -55 degrees C to 160 degrees C. The reference generator operates under supply voltage ranging from 1.1 V to 1.5 V with current lower than 8.6 mu A.

引用

页码：128 / 133

页数：6

共 50 条

[31] A 70nW, 0.3V Temperature Compensation Voltage Reference Consisting of Subthreshold MOSFETs in 65nm CMOS Technology
Lu, Ting-Chou
Ker, Ming-Dou
Zan, Hsiao-Wen
2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
[32] Design and Reliability Analysis of Voltage Reference Circuit in 180 nm CMOS Process
Takahashi, Yasuhiro
Sato, Hisao
Sekine, Toshikazu
2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 251 - 254
[33] A 200 mV low leakage current subthreshold SRAM bitcell in a 130 nm CMOS process
柏娜
吕白涛
半导体学报, 2012, 33 (06) : 95 - 100
[34] A 200 mV low leakage current subthreshold SRAM bitcell in a 130 nm CMOS process
Bai Na
Lu Baitao
JOURNAL OF SEMICONDUCTORS, 2012, 33 (06)
[35] All CMOS temperature, supply voltage and process independent current reference
Wang Yi
He Lenain
Yan Xiaolang
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 600 - 603
[36] A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology
Chen HongMing
Cheng YuHua
SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (08) : 1 - 8
[37] A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology
CHEN HongMing
CHENG YuHua
ScienceChina(InformationSciences), 2014, 57 (08) : 208 - 215
[38] A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology
HongMing Chen
YuHua Cheng
Science China Information Sciences, 2014, 57 : 1 - 8
[39] Low-Voltage Current Sensor Design In 90 nm CMOS Technology
Nagy, Lukas
Stopjakova, Viera
2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 187 - 190
[40] A New Current-Mode Subthreshold, High-PSRR MOSFET-Only Bandgap Voltage Reference
Papi, Reza
Noshahr, Fereidoon Hashemi
Gosselin, Benoit
2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,

← 1 2 3 4 5 →