A scalable parallel reconfigurable hardware architecture for DNA matching

被引:3
|
作者
Garcia Neto Segundo, Edgar Jose [1 ]
Nedjah, Nadia [1 ]
Mourelle, Luiza de Macedo [2 ]
机构
[1] Univ Estado Rio De Janeiro, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil
[2] Univ Estado Rio De Janeiro, Dept Syst Engn & Computat, Rio De Janeiro, Brazil
关键词
DNA alignment; DNA matching; Reconfigurable hardware; BLAST;
D O I
10.1016/j.vlsi.2013.01.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
DNA sequence matching is used in the identification of a relationship between a fragment of DNA and its owner by mean of a database of DNA registers. A DNA fragment could be a hair sample left at a crime scene by a suspect or provided by a person for a paternity exam. The process of aligning and matching DNA sequences is a computationally demanding process. In this paper, we propose a novel parallel hardware architecture for DNA matching based on the steps of the BLAST algorithm. The design is scalable so that its structure can be adjusted depending on the size of the subject and query DNA sequences. Moreover, the number of units used to perform in parallel can also be scaled depending some characteristics of the algorithm. The design was synthesized and programmed into FPGA. The trade-off between cost and performance were analyzed to evaluate different design configuration. (c) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:240 / 246
页数:7
相关论文
共 50 条
  • [41] Reconfigurable hardware as shared resource for parallel threads
    Haug, G
    Rosenstiel, W
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 320 - 321
  • [42] Reconfigurable hardware solution to parallel prefix computation
    Park, Jin Hwan
    Dai, H. K.
    JOURNAL OF SUPERCOMPUTING, 2008, 43 (01): : 43 - 58
  • [43] Reconfigurable hardware solution to parallel prefix computation
    Jin Hwan Park
    H. K. Dai
    The Journal of Supercomputing, 2008, 43 : 43 - 58
  • [44] A Partially Reconfigurable Architecture Supporting Hardware Threads
    Wang, Ying
    Yan, Jian
    Zhou, Xuegong
    Wang, Lingli
    Luk, Wayne
    Peng, Chenglian
    Tong, Jiarong
    2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 269 - 276
  • [45] RNA: A Reconfigurable Architecture for Hardware Neural Acceleration
    Tu, Fengbin
    Yin, Shouyi
    Ouyang, Peng
    Liu, Leibo
    Wei, Shaojun
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 695 - 700
  • [46] A design of a parallel architecture for solving exact matching problem on dna molecules
    Khaled, Heba
    Faheem, Hossam M.
    Hasan, Tayseer
    Ghoneimy, Saeed
    Biomedical Sciences Instrumentation, Vol 43, 2007, 43 : 170 - 175
  • [47] Efficient Architecture for Spike Sorting in Reconfigurable Hardware
    Hwang, Wen-Jyi
    Lee, Wei-Hao
    Lin, Shiow-Jyu
    Lai, Sheng-Ying
    SENSORS, 2013, 13 (11): : 14860 - 14887
  • [48] A Novel Reconfigurable Hardware Architecture of Neural Network
    Khalil, Kasem
    Eldash, Omar
    Dey, Bappaditya
    Kumar, Ashok
    Bayoumi, Magdy
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 618 - 621
  • [49] Reconfigurable memory architecture for scalable IP forwarding
    Nourani, M
    Akhbarizadeh, M
    MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (5-6) : 253 - 263
  • [50] A Reconfigurable Hardware Architecture for Principal Component Analysis
    Korat, Uday A.
    Alimohammad, Amirhossein
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (05) : 2097 - 2113