A scalable parallel reconfigurable hardware architecture for DNA matching

被引:3
|
作者
Garcia Neto Segundo, Edgar Jose [1 ]
Nedjah, Nadia [1 ]
Mourelle, Luiza de Macedo [2 ]
机构
[1] Univ Estado Rio De Janeiro, Dept Elect Engn & Telecommun, Rio De Janeiro, Brazil
[2] Univ Estado Rio De Janeiro, Dept Syst Engn & Computat, Rio De Janeiro, Brazil
关键词
DNA alignment; DNA matching; Reconfigurable hardware; BLAST;
D O I
10.1016/j.vlsi.2013.01.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
DNA sequence matching is used in the identification of a relationship between a fragment of DNA and its owner by mean of a database of DNA registers. A DNA fragment could be a hair sample left at a crime scene by a suspect or provided by a person for a paternity exam. The process of aligning and matching DNA sequences is a computationally demanding process. In this paper, we propose a novel parallel hardware architecture for DNA matching based on the steps of the BLAST algorithm. The design is scalable so that its structure can be adjusted depending on the size of the subject and query DNA sequences. Moreover, the number of units used to perform in parallel can also be scaled depending some characteristics of the algorithm. The design was synthesized and programmed into FPGA. The trade-off between cost and performance were analyzed to evaluate different design configuration. (c) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:240 / 246
页数:7
相关论文
共 50 条
  • [31] Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices
    Richter-Brockmann, Jan
    Mono, Johannes
    Gueneysu, Tim
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (05) : 1204 - 1215
  • [32] Scalable QKD Postprocessing System With Reconfigurable Hardware Accelerator
    Venkatachalam, Natarajan
    Shingala, Foram P.
    Selvagangai, C.
    Priya, S. Hema
    Dillibabu, S.
    Chandravanshi, Pooja
    Singh, Ravindra P.
    IEEE TRANSACTIONS ON QUANTUM ENGINEERING, 2023, 4 : 1 - 14
  • [33] BMoss: Reconfigurable Hardware Accelerator for Scalable Plagiarism Detection
    Aliaj, Esmerald
    Martins, Alberto Krone
    Jun, Sang Woo
    PROCEEDINGS OF THE 15TH ACM SIGOPS ASIA-PACIFIC WORKSHOP ON SYSTEMS, APSYS 2024, 2024, : 102 - 107
  • [34] Freely scalable and reconfigurable optical hardware for deep learning
    Liane Bernstein
    Alexander Sludds
    Ryan Hamerly
    Vivienne Sze
    Joel Emer
    Dirk Englund
    Scientific Reports, 11
  • [35] Reconfigurable MAC-based architecture for parallel hardware implementation on FPGAs of Artificial Neural Networks
    Nedjah, Nadia
    da Silva, Rodrigo Martins
    Mourelle, Luiza de Macedo
    Carvalho da Silva, Marcus Vinicius
    ARTIFICIAL NEURAL NETWORKS - ICANN 2008, PT II, 2008, 5164 : 169 - +
  • [36] Adaptive human detection approach using FPGA-based parallel architecture in reconfigurable hardware
    Li, Yibin
    Gai, Keke
    Qiu, Meikang
    Dai, Wenyun
    Liu, Meiqin
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (14):
  • [37] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    Wang, Chao
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (06) : 1102 - 1117
  • [38] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
    Nadia Nedjah
    Luiza de Macedo Mourelle
    Chao Wang
    International Journal of Parallel Programming, 2016, 44 : 1102 - 1117
  • [39] Hardware Architecture for the Fast Pattern Matching
    Kastil, Jan
    Kosar, Vlastimil
    Korenek, Jan
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 120 - 123
  • [40] Hardware Architecture Design for Template Matching
    Roh, Dong Wan
    Jeon, Jae Wook
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 287 - 288