Reformatting test patterns for testing embedded core based system using Test Access Mechanism (TAM) switch

被引：0
|
作者：
Basu, S
Mukhopadhay, D
Roychoudhury, D
Sengupta, I
Bhawmik, S
机构：
来源：
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In the present paper a new algorithm for reformatting the test vector of System On Chip (SOC) with Test Access Mechanism (TAM) has been proposed. Exhaustive experimentation has been done by employing random reformatted test vectors to a variety of SOCs, constructed with the ISCAS sequential benchmark circuits. For a limited number of input pins, which has been provided for testing the SOC, the proposed algorithm reduces drastically the test-time as well as the hardware.
引用
收藏
页码：598 / 603
页数：4
相关论文
共 50 条
  • [31] A unified approach for SOC testing using test data compression and TAM optimization
    Iyengar, V
    Chandra, A
    Schweizer, S
    Chakrabarty, K
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1188 - 1189
  • [32] SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling
    Wang, Zhanglei
    Chakrabarty, Krishnendu
    Wang, Seongmoon
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 201 - +
  • [33] Test Planning and Test Access Mechanism Design for Stacked Chips using ILP
    SenGupta, Breeta
    Larsson, Erik
    2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [34] A packet switching communication-based Test Access Mechanism for system chips
    Nahvi, M
    Ivanov, A
    ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 81 - 86
  • [35] Design of test access mechanism for AMBA-based System-on-a-Chip
    Song, Jaehoon
    Min, Piljae
    Yi, Hyunbean
    Park, Sungju
    25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 375 - +
  • [36] An Intelligent Testing System Embedded with an Ant Colony Optimization Based Test Composition Method
    Hu, Xiao-Min
    Zhang, Jun
    2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 1414 - 1421
  • [37] Test Vector Overlapping Based Compression Tool for Narrow Test Access Mechanism
    Jenicek, Jiri
    Rozkovec, Martin
    Novak, Ondrej
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 387 - 392
  • [38] Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip
    Wang, Zhanglei
    Chakrabarty, Krishnendu
    Wang, Seongmoon
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (08) : 1251 - 1264
  • [39] Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor
    Balakrishnan, Kedarnath J.
    Giles, Grady
    Wingfield, James
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (01): : 52 - 59
  • [40] Test-Access Mechanism Optimization for Core-Based Three-Dimensional SOCs
    Wu, Xiaoxia
    Chen, Yibo
    Chakrabarty, Krishnendu
    Xie, Yuan
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 212 - +
12345