Reformatting test patterns for testing embedded core based system using Test Access Mechanism (TAM) switch

被引：0
|
作者：
Basu, S
Mukhopadhay, D
Roychoudhury, D
Sengupta, I
Bhawmik, S
机构：
来源：
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In the present paper a new algorithm for reformatting the test vector of System On Chip (SOC) with Test Access Mechanism (TAM) has been proposed. Exhaustive experimentation has been done by employing random reformatted test vectors to a variety of SOCs, constructed with the ISCAS sequential benchmark circuits. For a limited number of input pins, which has been provided for testing the SOC, the proposed algorithm reduces drastically the test-time as well as the hardware.
引用
收藏
页码：598 / 603
页数：4
相关论文
共 50 条
  • [1] An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch
    Subhayu Basu
    Indranil Sengupta
    Dipanwita Roy Chowdhury
    Sudipta Bhawmik
    Journal of Electronic Testing, 2002, 18 : 475 - 485
  • [2] An integrated approach to testing embedded cores and interconnects using Test Access Mechanism (TAM) switch
    Basu, S
    Sengupta, I
    Chowdhury, DR
    Bhawmik, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 475 - 485
  • [3] Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs
    Rau, Jiann-Chyi
    Wu, Po-Han
    Huang, Wnag-Tiao
    Chien, Chih-Lung
    Chen, Chien-Shiun
    JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2010, 13 (03): : 305 - 314
  • [4] Optimal Test Access Mechanism (TAM) for reducing test application time of core-based SOCs
    Rau, Jiann-Chyi
    Wu, Po-Han
    Huang, Wnag-Tiao
    Chien, Chih-Lung
    Chen, Chien-Shiun
    Tamkang Journal of Science and Engineering, 2010, 13 (03): : 305 - 314
  • [5] A novel test access mechanism for parallel testing of multi-core system
    Han, Taewoo
    Choi, Inhyuk
    Kang, Sungho
    IEICE ELECTRONICS EXPRESS, 2014, 11 (06):
  • [6] Embedded core testing using broadcast test architecture
    Jiang, JH
    Jone, WB
    Chang, SC
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 95 - 103
  • [7] CAS-BUS: A test access mechanism and a toolbox environment for core-based system chip testing
    Benabdenbi, M
    Maroufi, W
    Marzouki, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 455 - 473
  • [8] CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing
    Mounir Benabdenbi
    Walid Maroufi
    Meryem Marzouki
    Journal of Electronic Testing, 2002, 18 : 455 - 473
  • [9] Design of reconfigurable access wrappers for embedded core based SoC test
    Koranne, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 955 - 960
  • [10] Design of reconfigurable access wrappers for embedded core based SOC test
    Koranne, S
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 106 - 111
12345