Gauge control for sub 170 nm DRAM product features

被引:0
|
作者
Lafferty, N [1 ]
Gould, C [1 ]
Littau, M [1 ]
Raymond, CJ [1 ]
机构
[1] Rochester Inst Technol, Rochester, NY 14623 USA
关键词
D O I
10.1117/12.436754
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As modern circuit architecture features steadily decrease in size, more accurate tools are needed to meaningfully measure critical dimensions (CD). As a general rule, a metrology tool should be able to measure 1/10 of the product tolerance. As CD's continue to shrink, gauge control becomes more relevant. The trend is illustrated in Table 1. Year 2000, 2001, 2002, 2004, Lithography Requirements similar to 175 nm, similar to 150 nm, similar to 130 nm, similar to 110 nm CD Tolerance 17.5 nm, 15 nm, 13 nm, 11 nm Gauge Control 1.8 nm, 1.5 nm, 1.3 nm, 1.1 nm Table 1. Lithographic Road Map(1) The standard in-line critical dimension measurement tool is the top-down scanning electron microscope (SEM). An emerging technology for high speed, high accuracy CD measurement is scatterometry. This paper will compare the two technologies for in-line CD measurement for three applications: A product etch step (assessing gauge capability as well as trending), a product resist step (trending), and lithographic cell monitors (trending).
引用
收藏
页码:454 / 461
页数:8
相关论文
共 50 条
  • [21] SrTiOx for sub-20 nm DRAM technology nodes-Characterization and modeling
    Kaczer, B.
    Larcher, L.
    Vandelli, L.
    Reisinger, H.
    Popovici, M.
    Clima, S.
    Ji, Z.
    Joshi, S.
    Swerts, J.
    Redolfi, A.
    Afanas'ev, V. V.
    Jurczak, M.
    MICROELECTRONIC ENGINEERING, 2015, 147 : 126 - 129
  • [22] Integrated device and process technology for sub-70nm low power DRAM
    Cho, C
    Song, S
    Kim, S
    Jang, S
    Lee, S
    Kim, H
    Park, J
    Bae, J
    Ahn, Y
    Kim, Y
    Kim, K
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 32 - 33
  • [23] Thermal stability and Reliability in SiGe pMOSFETs for sub-20nm DRAM applications
    Son, Yunik
    Noh, Kyung Bong
    Aoulaiche, Marc
    Ritzenthaler, Romain
    Schram, Tom
    Spessot, Alessio
    Fazan, Pierre
    Cho, Moonju
    Franco, Jacopo
    Horiguchi, Naoto
    Thean, Aaron
    2014 IEEE 6TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2014,
  • [24] The emergence of assist feature OPC era in sub-130nm DRAM devices
    Kim, B
    Kim, I
    Yeo, G
    Lee, J
    Choi, J
    Cho, HK
    Moon, J
    20TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, 2000, 4186 : 452 - 459
  • [25] Integration of sub-melt laser annealing on metal gate CMOS devices for sub 50 nm node DRAM
    Buh, Gyoung Ho
    Yon, Guk-Hyon
    Park, Tai-Su
    Lee, Jin-Wook
    Kini, Jihyun
    Wang, Yun
    Feng, Lucia
    Wang, Xiaoru
    Shin, Yu Gyun
    Choi, Siyoung
    Chung, U-In
    Moon, Joo-Tae
    Ryu, Byung-Il
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 614 - +
  • [26] A method for generating assist-features in full-chip scale and its application to contact layers of sub-70nm DRAM devices
    Park, Dong-Woon
    Kim, Sangwook
    Hwang, Chan
    Lee, Sukjoo
    Cho, Han-Ku
    Moon, Joo-Tae
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [27] W/WN/poly gate implementation for sub-130 nm vertical cell DRAM
    Malik, R
    Clevenger, L
    McStay, I
    Gluschenkov, O
    Robl, W
    Shafer, P
    Stojakovic, G
    Yan, W
    Naeem, M
    Ramachandran, R
    Wong, K
    Prakash, J
    Kang, W
    Li, Y
    Vollertsen, R
    Strong, A
    Bergner, W
    Divakaruni, R
    Bronner, G
    2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 31 - 32
  • [28] Spacer Double Patterning Technique for Sub-40nm DRAM Manufacturing Process Development
    Shiu, Weicheng
    Ma, William
    Lee, Hong Wen
    Wu, Jan Shiun
    Tseng, Yi Min
    Tsai, Kevin
    Liao, Chun Te
    Wang, Aaron
    Yau, Alan
    Lin, Yi Ren
    Chen, Yu Lung
    Wang, Troy
    Wu, Wen Bin
    Shih, Chiang Lin
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [29] Extension of Cr-less PSM to sub 90 nm node DRAM and logic device
    Lee, JH
    Kim, HD
    Chung, DH
    Woo, SG
    Cho, HK
    Han, WS
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY X, 2003, 5130 : 727 - 735
  • [30] Applications of MoSi-based Binary Intensity Mask for Sub-40nm DRAM
    Eom, Tae-Seung
    Shin, Eun-Kyoung
    Lee, Eun-Ha
    Ryu, Yoon-Jung
    Park, Jun-Taek
    Koo, Sunyoung
    Shin, Hye-Jin
    Hwang, Seung-Hyun
    Lim, Hee-Youl
    Park, Sarohan
    Sun, Kyu-Tae
    Kwak, Noh-Jung
    Park, Sungki
    OPTICAL MICROLITHOGRAPHY XXIII, 2010, 7640