Gauge control for sub 170 nm DRAM product features

被引:0
|
作者
Lafferty, N [1 ]
Gould, C [1 ]
Littau, M [1 ]
Raymond, CJ [1 ]
机构
[1] Rochester Inst Technol, Rochester, NY 14623 USA
关键词
D O I
10.1117/12.436754
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As modern circuit architecture features steadily decrease in size, more accurate tools are needed to meaningfully measure critical dimensions (CD). As a general rule, a metrology tool should be able to measure 1/10 of the product tolerance. As CD's continue to shrink, gauge control becomes more relevant. The trend is illustrated in Table 1. Year 2000, 2001, 2002, 2004, Lithography Requirements similar to 175 nm, similar to 150 nm, similar to 130 nm, similar to 110 nm CD Tolerance 17.5 nm, 15 nm, 13 nm, 11 nm Gauge Control 1.8 nm, 1.5 nm, 1.3 nm, 1.1 nm Table 1. Lithographic Road Map(1) The standard in-line critical dimension measurement tool is the top-down scanning electron microscope (SEM). An emerging technology for high speed, high accuracy CD measurement is scatterometry. This paper will compare the two technologies for in-line CD measurement for three applications: A product etch step (assessing gauge capability as well as trending), a product resist step (trending), and lithographic cell monitors (trending).
引用
收藏
页码:454 / 461
页数:8
相关论文
共 50 条
  • [1] Improvement of the Process Overlay Control for sub 40nm DRAM
    Park, Sarohan
    Lee, Eun-Ha
    Shin, Eun-Kyoung
    Ryu, Yoon-Jung
    Shin, Hye-Jin
    Hwang, Seung-Hyun
    Lim, Hee-Youl
    Sun, Kyu-Tae
    Eom, Tae-Seung
    Kwak, Noh-Jung
    Park, Sung-Ki
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIV, 2010, 7638
  • [2] Tungsten silicide gate stack optimization for 170-nm DRAM technology
    Rao, V
    Morgan, J
    Hoesler, W
    Barden, J
    Karzhavin, Y
    Van Holt, P
    Petter, R
    Ollendorf, H
    Christensen, K
    Ricks, D
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 340 - 346
  • [3] Successful application of angular scatterometry to process control in sub-100nm DRAM device
    Kim, JA
    Kim, SJ
    Chin, SB
    Oh, SH
    Goo, D
    Lee, SJ
    Woo, SG
    Cho, HK
    Han, WS
    Moon, JT
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 541 - 549
  • [4] Evaluation of ArF CLM in the sub 100 nm DRAM cell
    Lee, JH
    Chung, DH
    Kim, HC
    Nam, DS
    Woo, SG
    Cho, HK
    Han, WS
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 251 - 260
  • [5] DRAM lithographic scaling in the sub-130 nm regime
    Bukofsky, S
    OPTICAL MICROLITHOGRAPHY XIV, PTS 1 AND 2, 2001, 4346 : 222 - 228
  • [6] Technology for sub-50nm DRAM and NAND flash manufacturing
    Kim, K
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 333 - 336
  • [7] Integration of capacitor for sub-100-nm DRAM trench technology
    Lützen, J
    Birner, A
    Goldbach, M
    Gutsche, M
    Hecht, T
    Jakschik, S
    Orth, A
    Sänger, A
    Schröder, U
    Seidl, H
    Sell, B
    Schumann, D
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 178 - 179
  • [8] Double-sided Row Hammer Effect in Sub-20 nm DRAM: Physical Mechanism, Key Features and Mitigation
    Zhou, Longda
    Li, Jie
    Qiao, Zheng
    Ren, Pengpeng
    Sun, Zixuan
    Wang, Jianping
    Wu, Blacksmith
    Ji, Zhigang
    Wang, Runsheng
    Cao, Kanyu
    Huang, Ru
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [9] Validation of ArF chromeless PSM in the sub 100 nm node DRAM cell
    Lee, JH
    Chung, DH
    Cha, DH
    Kim, HC
    Park, JS
    Nam, DS
    Woo, SG
    Cho, HK
    Han, WS
    22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 1253 - 1262
  • [10] Vertical pass transistor design for sub-100nm DRAM technologies
    McStay, K
    Chidambarrao, D
    Mandelman, J
    Beintner, J
    Tews, H
    Weybright, M
    Wang, G
    Li, Y
    Hummler, K
    Divakaruni, R
    Bergner, W
    Crabbé, E
    Bronner, G
    Mueller, W
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 180 - 181