Interposers for Power Supply Voltage Noise Reduction

被引：0

作者：

Uematsu, Yutaka ^{[1
]}

Yagyu, Masayoshi ^{[1
]}

Osaka, Hideki ^{[1
]}

机构：

[1] Hitachi Ltd, Yokohama Res Lab, Yokohama, Kanagawa, Japan

来源：

2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2012年

关键词：

component; power delivery network; self impedance; transfer impedance; electromagnetic bandgap; interposer;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This report proposes low power supply noise interposers with two types of structures based on embedding technologies. These structures reduce (i) self-noise and (ii) transfer-noise. We designed and developed these two structures and evaluated them experimentally. Using small chip components (0402) permitted interposer heights of less than 0.6 mm. The measurement results indicate the following: (i) reductions of on-chip power supply noise on the order of several hundreds of MHz; (ii) S21 less than -60dB achieved from 10 MHz to a few GHz.

引用

页码：264 / 267

页数：4

共 50 条

[41] Signal dynamic range expansion and power supply voltage reduction for an exponentiation conversion IC
Nishiyama, Naoya
Matsui, Fumiya
Sano, Yuji
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 185 - 194
[42] NBTI and Power Reduction Using a Workload-Aware Supply Voltage Assignment Approach
Yu, Yang
Liang, Jie
Yang, Zhiming
Peng, Xiyuan
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (01): : 27 - 41
[43] Signal dynamic range expansion and power supply voltage reduction for an exponentiation conversion IC
Naoya Nishiyama
Fumiya Matsui
Yuji Sano
Analog Integrated Circuits and Signal Processing, 2024, 119 : 185 - 194
[44] NBTI and power reduction using an input vector control and supply voltage assignment method
Sun P.
Yang Z.
Yu Y.
Li J.
Peng X.
Algorithms, 2017, 10 (03)
[45] NBTI and Power Reduction Using a Workload-Aware Supply Voltage Assignment Approach
Yang Yu
Jie Liang
Zhiming Yang
Xiyuan Peng
Journal of Electronic Testing, 2018, 34 : 27 - 41
[46] Capture and Shift Toggle Reduction (CASTR) ATPG to Minimize Peak Power Supply Noise
Lin, Hsiu-Ting
Wen, Jen-Yang
Li, James
Chang, Ming-Tung
Tsai, Min-Hsiu
Huang, Sheng-Chih
Tseng, Chih-Mou
2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1057 - 1057
[47] Test Clock Domain Optimization for Peak Power Supply Noise Reduction During Scan
Wen, Jen-Yang
Huang, Yu-Chuan
Tsai, Min-Hong
Liao, Kuan-Yu
Li, James C. -M.
Chang, Ming-Tung
Tsai, Min-Hsiu
Tseng, Chih-Mou
Li, Hung-Chun
2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
[48] Power Supply Noise Reduction of Multicore CPU by Staggering Current and Variable Clock Frequency
Bhowmik, Suman
Pradhan, Sambhu Nath
Bhattacharyya, Bidyut K.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (05): : 875 - 882
[49] Reduction of switching noise and power supply currents in digital circuits with directed data flow
Raic, D
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (04): : 306 - 310
[50] Reduction of noise induced by power supply lines using phase-locked loop
Abe, M.
Yamashita, H.
Jinno, S.
Custance, O.
Toki, H.
REVIEW OF SCIENTIFIC INSTRUMENTS, 2022, 93 (11):

← 1 2 3 4 5 →