Interposers for Power Supply Voltage Noise Reduction

被引：0

作者：

Uematsu, Yutaka ^{[1
]}

Yagyu, Masayoshi ^{[1
]}

Osaka, Hideki ^{[1
]}

机构：

[1] Hitachi Ltd, Yokohama Res Lab, Yokohama, Kanagawa, Japan

来源：

2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS | 2012年

关键词：

component; power delivery network; self impedance; transfer impedance; electromagnetic bandgap; interposer;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This report proposes low power supply noise interposers with two types of structures based on embedding technologies. These structures reduce (i) self-noise and (ii) transfer-noise. We designed and developed these two structures and evaluated them experimentally. Using small chip components (0402) permitted interposer heights of less than 0.6 mm. The measurement results indicate the following: (i) reductions of on-chip power supply noise on the order of several hundreds of MHz; (ii) S21 less than -60dB achieved from 10 MHz to a few GHz.

引用

页码：264 / 267

页数：4

共 50 条

[21] Resonant Power Supply Noise Reduction by STO Capacitors Fabricated on Interposer
Nakura, Toru
Kano, Masahiro
Yoshizawa, Masamitsu
Hattori, Atsunori
Asada, Kunihiro
IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (07): : 734 - 740
[22] The Reduction Method for Radiation Noise from Power Supply Layers in PCB
Takakura, Hitoshi
Sasaki, Shinichi
2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 225 - 228
[23] Reduction methods of power supply noise due to power distribution network resonance in ICs
Iokibe, Kengo
Toyota, Yoshitaka
Journal of Japan Institute of Electronics Packaging, 2015, 18 (05) : 344 - 347
[24] Power Supply Noise and Its Reduction in At-Speed Scan Testing
Wen, Xiaoqing
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[25] A unified methodology for power supply noise reduction in modem microarchitecture design
Healy, Michael
Mohamood, Fayez
Lee, Hsien-Hsin S.
Lim, Sung Kyu
2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 571 - 576
[26] Reduction of conducted emission noise using various power supply filters
Zainal, MS
Jenu, MZM
APACE: 2003 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2003, : 100 - 104
[27] Distribution of the noise voltage in the matrix VLSI with orthogonal topology of power supply feeding
Vasiltsov, I
Mandziy, B
Bench, A
EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2001, : 98 - 98
[28] A detailed analysis of power-supply noise attenuation in bandgap voltage references
Giustolisi, G
Palumbo, G
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (02): : 185 - 197
[29] Power/Ground Noise Coupling Comparison and Analysis in Silicon, Organic and Glass Interposers
Kim, Youngwoo
Cho, Kyungjun
Kim, Subin
Park, Gapyeol
Kim, Joungho
2016 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS) SYMPOSIUM, 2016, : 11 - 13
[30] Data Supply Voltage Reduction Scheme for Low-Power AMOLED Displays
Nam, Hyoungsik
Jeong, Hoon
ETRI JOURNAL, 2012, 34 (05) : 727 - 733

← 1 2 3 4 5 →