A High-Throughput and Low-Latency Parallelization of Window-based Stream Joins on Multicores

被引:2
|
作者
Buono, Daniele [1 ]
De Matteis, Tiziano [1 ]
Mencagli, Gabriele [1 ]
机构
[1] Univ Pisa, Dept Comp Sci, I-56127 Pisa, Italy
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA) | 2014年
关键词
Data Stream Processing; Window-based Stream Joins; Continuous Queries; Throughput; Latency; Multicores; SYSTEM;
D O I
10.1109/ISPA.2014.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data Stream Processing (DaSP) is a paradigm characterized by on-line (often real-time) applications working on unlimited data streams whose elements must be processed efficiently "on the fly". DaSP computations are characterized by data-flow graphs of operators connected via streams and working on the received elements according to high throughput and low latency requirements. To achieve these constraints, high-performance DaSP operators requires advanced parallelism models, as well related design and implementation techniques targeting multi-core architectures. In this paper we focus on the parallelization of the window-based stream join, an important operator that raises challenging issues in terms of parallel windows management. We review the state-of-the-art solutions about the stream join parallelization and we propose our novel parallel strategy and its implementation on multicores. As demonstrated by experimental results, our parallel solution introduces two important advantages with respect to the existing solutions: (i) it features an high-degree of configurability in order to address the symmetricity/ asymmetricity of input streams (in terms of their arrival rate and window length); (ii) our parallelization provides a high throughput and it is definitely better than the compared solutions in terms of latency, providing an efficient way to perform stream joins on latency-sensible applications.
引用
收藏
页码:117 / 126
页数:10
相关论文
共 50 条
  • [41] A Hardware Architecture of NIST Lightweight Cryptography Applied in IPSec to Secure High-Throughput Low-Latency IoT Networks
    Tran, Sy-Nam
    Hoang, Van-Thuc
    Bui, Duy-Hieu
    IEEE ACCESS, 2023, 11 : 89240 - 89248
  • [42] Scalable High-Throughput and Low-Latency DVB-S2(x) LDPC Decoders on SIMD Devices
    Le Gal, Bertrand
    IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2024, 5 : 7216 - 7227
  • [43] Analytical performance assessment and high-throughput low-latency spike routing algorithm for spiking neural network systems
    Huy-The Vu
    Yuichi Okuyama
    Abderazek Ben Abdallah
    The Journal of Supercomputing, 2019, 75 : 5367 - 5397
  • [44] Low-Latency High-Throughput Systolic Multipliers Over GF(2m) for NIST Recommended Pentanomials
    Xie, Jiafeng
    Meher, Pramod Kumar
    Mao, Zhi-Hong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) : 881 - 890
  • [45] Hardware Implementations with High Throughput, Low-Latency and Low-Area for Matrix Inversion
    Alqahtani, Sultan
    Zhu, Yiqun
    Shi, Qizhi
    Meng, Xiaolin
    Wang, Xinhua
    2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), 2020, : 250 - 255
  • [46] Accelerated Monitoring of Powder Bed Fusion Additive Manufacturing via High-Throughput Imaging and Low-Latency Machine Learning
    Ahar, Ayyoub
    Heylen, Rob
    Verhees, Dries
    Blanc, Cyril
    Bey-Temsamani, Abdellatif
    ARTIFICIAL INTELLIGENCE APPLICATIONS AND INNOVATIONS, AIAI 2023, PT II, 2023, 676 : 250 - 265
  • [47] Complexity Optimization and High-Throughput Low-Latency Hardware Implementation of a Multi-Electrode Spike-Sorting Algorithm
    Dragas, Jelena
    Jaeckel, David
    Hierlemann, Andreas
    Franke, Felix
    IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2015, 23 (02) : 149 - 158
  • [48] Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders
    Cheng, Chao
    Parhi, Keshab K.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (12) : 1254 - 1258
  • [49] Architecture design and FPGA implementation of low-latency high-throughput IEEE 802.11A/B/G based MAC-layer controller
    Chen Y.-T.
    Fan C.-P.
    1600, Chinese Institute of Electrical Engineering (24): : 195 - 208
  • [50] BOOSTER: Rethinking the erase operation of low-latency SSDs to achieve high throughput and less long latency
    Fujimori, Takumi
    Nomura, Shuou
    PROCEEDINGS OF THE 16TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, SYSTOR 2023, 2023, : 94 - 104