A High-Throughput and Low-Latency Parallelization of Window-based Stream Joins on Multicores

被引:2
|
作者
Buono, Daniele [1 ]
De Matteis, Tiziano [1 ]
Mencagli, Gabriele [1 ]
机构
[1] Univ Pisa, Dept Comp Sci, I-56127 Pisa, Italy
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA) | 2014年
关键词
Data Stream Processing; Window-based Stream Joins; Continuous Queries; Throughput; Latency; Multicores; SYSTEM;
D O I
10.1109/ISPA.2014.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data Stream Processing (DaSP) is a paradigm characterized by on-line (often real-time) applications working on unlimited data streams whose elements must be processed efficiently "on the fly". DaSP computations are characterized by data-flow graphs of operators connected via streams and working on the received elements according to high throughput and low latency requirements. To achieve these constraints, high-performance DaSP operators requires advanced parallelism models, as well related design and implementation techniques targeting multi-core architectures. In this paper we focus on the parallelization of the window-based stream join, an important operator that raises challenging issues in terms of parallel windows management. We review the state-of-the-art solutions about the stream join parallelization and we propose our novel parallel strategy and its implementation on multicores. As demonstrated by experimental results, our parallel solution introduces two important advantages with respect to the existing solutions: (i) it features an high-degree of configurability in order to address the symmetricity/ asymmetricity of input streams (in terms of their arrival rate and window length); (ii) our parallelization provides a high throughput and it is definitely better than the compared solutions in terms of latency, providing an efficient way to perform stream joins on latency-sensible applications.
引用
收藏
页码:117 / 126
页数:10
相关论文
共 50 条
  • [21] An Efficient High-Throughput and Low-Latency SYN Flood Defender for High-Speed Networks
    Duc-Minh Ngo
    Cuong Pham-Quoc
    Tran Ngoc Thinh
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [22] Photonic unsupervised learning variational autoencoder for high-throughput and low-latency image transmission
    Chen, Yitong
    Zhou, Tiankuang
    Wu, Jiamin
    Qiao, Hui
    Lin, Xing
    Fang, Lu
    Dai, Qionghai
    SCIENCE ADVANCES, 2023, 9 (07)
  • [23] Low-Latency Lossless Compression Codec Design for High-Throughput Data-Buses
    Katsu, Yuki
    Kaneko, Haruhiko
    2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2016, : 269 - 270
  • [24] Low-latency and high-throughput software turbo decoders on multi-core architectures
    Le Gal, Bertrand
    Jego, Christophe
    ANNALS OF TELECOMMUNICATIONS, 2020, 75 (1-2) : 27 - 42
  • [25] Low-latency and high-throughput software turbo decoders on multi-core architectures
    Bertrand Le Gal
    Christophe Jego
    Annals of Telecommunications, 2020, 75 : 27 - 42
  • [26] Online Scheduling and Interference Alleviation for Low-Latency, High-Throughput Processing of Data Streams
    Buddhika, Thilina
    Stern, Ryan
    Lindburg, Kira
    Ericson, Kathleen
    Pallickara, Shrideep
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (12) : 3553 - 3569
  • [27] High-throughput cryptographic system using window-based modular exponentiation for secure communications
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    TELECOMMUNICATION SYSTEMS, 2013, 54 (03) : 345 - 357
  • [28] High-throughput cryptographic system using window-based modular exponentiation for secure communications
    Nadia Nedjah
    Luiza de Macedo Mourelle
    Telecommunication Systems, 2013, 54 : 345 - 357
  • [29] High-Throughput VLSI Architecture for LDPC Decoder Based on Low-Latency Decoding Technique for Wireless Communication Systems
    Suravi, Kumari
    Shrestha, Rahul
    2022 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2022), 2022, : 206 - 211
  • [30] A Low-Latency, High-Throughput On-Chip Optical Router Architecture for Future Chip Multiprocessors
    Cianchetti, Mark J.
    Albonesi, David H.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)