A High-Throughput and Low-Latency Parallelization of Window-based Stream Joins on Multicores

被引:2
|
作者
Buono, Daniele [1 ]
De Matteis, Tiziano [1 ]
Mencagli, Gabriele [1 ]
机构
[1] Univ Pisa, Dept Comp Sci, I-56127 Pisa, Italy
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS (ISPA) | 2014年
关键词
Data Stream Processing; Window-based Stream Joins; Continuous Queries; Throughput; Latency; Multicores; SYSTEM;
D O I
10.1109/ISPA.2014.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data Stream Processing (DaSP) is a paradigm characterized by on-line (often real-time) applications working on unlimited data streams whose elements must be processed efficiently "on the fly". DaSP computations are characterized by data-flow graphs of operators connected via streams and working on the received elements according to high throughput and low latency requirements. To achieve these constraints, high-performance DaSP operators requires advanced parallelism models, as well related design and implementation techniques targeting multi-core architectures. In this paper we focus on the parallelization of the window-based stream join, an important operator that raises challenging issues in terms of parallel windows management. We review the state-of-the-art solutions about the stream join parallelization and we propose our novel parallel strategy and its implementation on multicores. As demonstrated by experimental results, our parallel solution introduces two important advantages with respect to the existing solutions: (i) it features an high-degree of configurability in order to address the symmetricity/ asymmetricity of input streams (in terms of their arrival rate and window length); (ii) our parallelization provides a high throughput and it is definitely better than the compared solutions in terms of latency, providing an efficient way to perform stream joins on latency-sensible applications.
引用
收藏
页码:117 / 126
页数:10
相关论文
共 50 条
  • [31] Design and Implementation of a Low-Latency, High-Throughput Sorted QR Decomposition Circuit for MIMO Communications
    Chen, Wei-Yang
    Guenther, Daniel
    Shen, Chung-An
    Ascheid, Gerd
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 277 - 280
  • [32] Coorp: Satisfying Low-Latency and High-Throughput Requirements of Wireless Network for Coordinated Robotic Learning
    Deng, Shengliang
    Guan, Xiuxian
    Sun, Zekai
    Zhao, Shixiong
    Shen, Tianxiang
    Chen, Xusheng
    Duan, Tianyang
    Wang, Yuexuan
    Pan, Jia
    Wu, Yanjun
    Zhang, Libo
    Cui, Heming
    IEEE INTERNET OF THINGS JOURNAL, 2023, 10 (03) : 1946 - 1960
  • [33] NARPCA: Neural Accumulate-Retract PCA for Low-Latency High-Throughput Processing on Datastreams
    Axenie, Cristian
    Tudoran, Radu
    Bortoli, Stefano
    Hassan, Mohamad Al Hajj
    Brasche, Goetz
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: THEORETICAL NEURAL COMPUTATION, PT I, 2019, 11727 : 253 - 266
  • [34] Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
    Qiao, Yifan
    Wang, Chenxi
    Ruan, Zhenyuan
    Belay, Adam
    Lu, Qingda
    Zhang, Yiying
    Kim, Miryung
    Xu, Guoqing Harry
    PROCEEDINGS OF THE 20TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, NSDI 2023, 2023, : 181 - 198
  • [35] Low-Latency Approximate Matrix Inversion for High-Throughput Linear Pre-coders in Massive MIMO
    Abbas, Syed Mohsin
    Tsui, Chi-Ying
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [36] A low-latency high-throughput soft-output signal detector for spatial multiplexing MIMO systems
    Granlund, Stefan
    Liu, Liang
    Zhang, Chenxin
    Owall, Viktor
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 901 - 908
  • [37] High-Throughput and Low-Latency Digital Baseband Architecture for Energy-Efficient Wireless VR Systems
    Hwang, Seokha
    Moon, Seungsik
    Kam, Dongyun
    Oh, Inn-Yeal
    Lee, Youngjoo
    ELECTRONICS, 2019, 8 (07)
  • [38] High-Throughput Low-Latency Pipelined Divider for Single-Precision Floating-Point Numbers
    Lyu, Fei
    Xia, Yan
    Chen, Yuheng
    Wang, Yanxu
    Luo, Yuanyong
    Wang, Yu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (04) : 544 - 548
  • [39] Analytical performance assessment and high-throughput low-latency spike routing algorithm for spiking neural network systems
    Huy-The Vu
    Okuyama, Yuichi
    Ben Abdallah, Abderazek
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (08): : 5367 - 5397
  • [40] Traffic Steering Between a Low-Latency Unswitched TL Ring and a High-Throughput Switched On-chip Interconnect
    Oh, Jungju
    Zajic, Alenka
    Prvulovic, Milos
    2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 309 - 318