CMOS 8-Bit Current-Steering Digital Random Return to Zero DAC

被引：0
|
作者：
Mathurkar, Piyush K. [1 ]
Mali, Madan B. [1 ]
机构：
[1] Univ Pune, Sinhgad Coll Engn, Dept Elect & Telecommun Engn, Pune, Maharashtra, India
来源：
ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3 | 2013年 / 178卷
关键词：
Current steering; Digital-to-Analog Converter (DAC); Digital Random Return to Zero (DRRZ); 14-B;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Current steering Digital to Analog Converter (DAC) has advantage of high conversion rate and constant output impedance. A digital random return to zero technique to improve dynamic performance is presented in this paper. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Integral Non Linearity (INL) and Differential Non Linearity (DNL) performance parameter is done. Chip consumes 57 mW power and 5483 (mu m)(2) area.
引用
收藏
页码：615 / 622
页数：8
相关论文
共 50 条
  • [41] A Novel 12-bit Current-Steering DAC with Two Reference Currents
    Chou, Fang-Ting
    Chen, Zong-Yi
    Chu, Hsing-Chien
    Hung, Chung-Chih
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1022 - 1025
  • [42] A 3GS/s 12-bit Current-Steering Digital-to-Analog Converter (DAC) in 55 nm CMOS Technology
    Wang, Dong
    Guo, Xuan
    Zhou, Lei
    Wu, Danyu
    Luan, Jian
    Liu, Huasen
    Wu, Jin
    Liu, Xinyu
    ELECTRONICS, 2019, 8 (04)
  • [43] A 12-bit 150-MSample/s Current-Steering DAC
    Zhong Shupeng
    Tan, Nick
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 145 - 148
  • [44] A 10-bit Current-Steering DAC for Urinary Bladder Volume Measurement
    Nishimura, Yuki
    Shimizu, Akio
    Noguchi, Takuro
    Ishikawa, Yohei
    Fukai, Sumio
    2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), 2021, : 205 - 208
  • [45] CMOS current-steering DAC architectures based on the triple-tail cell
    Grasso, Alfio Dario
    Mirabella, Carmelo Alessandro
    Pennisi, Salvatore
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2008, 36 (03) : 233 - 246
  • [46] Characterization of a CMOS current-steering DAC using state-space models
    Andersson, KO
    Wikner, JJ
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 668 - 671
  • [47] A 12-Bit 1.2-GS/s Current-Steering DAC in 45-NM CMOS Technology
    Gupta, Tarun
    Bhandari, Sonalika
    Taran, Sachin
    Gupta, Rahul Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (14)
  • [48] A 2 GS/s 14-bit current-steering DAC in 65 nm CMOS technology for wireless transmitter
    Chang, Luxun
    Ding, Kaijie
    Xu, Zhiwei
    Song, Chunyi
    Li, Jipeng
    Zou, Dingkai
    IEICE ELECTRONICS EXPRESS, 2018, 15 (13):
  • [49] An 8-bit 100-MHz CMOS linear interpolation DAC
    Zhou, YJ
    Yuan, JR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1758 - 1761
  • [50] An Area Efficient 8-bit Current DAC for Current Programming AMOLEDs
    Lee, B. K.
    Kang, J. S.
    Lee, J. K.
    Han, J. U.
    Kwon, O. K.
    IMID/IDMC 2006: THE 6TH INTERNATIONAL MEETING ON INFORMATION DISPLAY/THE 5TH INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2006, : 215 - 217
12345