CMOS 8-Bit Current-Steering Digital Random Return to Zero DAC

被引：0
|
作者：
Mathurkar, Piyush K. [1 ]
Mali, Madan B. [1 ]
机构：
[1] Univ Pune, Sinhgad Coll Engn, Dept Elect & Telecommun Engn, Pune, Maharashtra, India
来源：
ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3 | 2013年 / 178卷
关键词：
Current steering; Digital-to-Analog Converter (DAC); Digital Random Return to Zero (DRRZ); 14-B;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Current steering Digital to Analog Converter (DAC) has advantage of high conversion rate and constant output impedance. A digital random return to zero technique to improve dynamic performance is presented in this paper. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Integral Non Linearity (INL) and Differential Non Linearity (DNL) performance parameter is done. Chip consumes 57 mW power and 5483 (mu m)(2) area.
引用
收藏
页码：615 / 622
页数：8
相关论文
共 50 条
  • [31] A 12-bit 250-MHz current-steering DAC
    Huang, CY
    Hou, TT
    Wang, HY
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 451 - 454
  • [32] A 12-bit current-steering DAC with calibration by combination selection
    Virtanen, Kati
    Maunu, Janne
    Poikonen, Jonne
    Paasio, Ari
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1469 - 1472
  • [33] A programmable 6 bit DAC of current-steering dedicated to nerve stimulator
    Rekik, N.
    S'Habou, S.
    Benhamida, A.
    Samet, M.
    2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 289 - 293
  • [34] A 6GS/S 8-Bit Current Steering DAC with Optimized Current Switch Drive
    Li, Wenyuan
    Zhang, Juan
    Sun, Chuyang
    PROCEEDINGS OF THE 7TH INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS (PECCS), 2017, : 71 - 75
  • [35] An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture
    Sarkar, Santanu
    Prasad, Ravi Sankar
    Dey, Sanjoy Kumar
    Belde, Vinay
    Banerjee, Swapna
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 149 - +
  • [36] Modelling of a Fibonacci Sequence 8-bit Current Steering DAC to Improve the Second Order Nonlinearities
    Das Mohapatra, Anshuman
    Sahoo, Manmath Narayan
    PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 : 533 - 543
  • [37] Calibration-spur reduction in current-steering DAC utilising digital-and-analogue hybrid return-to-zero (HRZ) method
    Kim, W. -C.
    Kim, J. -G.
    Ahn, K. -H.
    Kim, G. -J.
    Park, S. -H.
    Ryu, S. -T.
    ELECTRONICS LETTERS, 2015, 51 (21) : 1649 - U102
  • [38] An 8-Bit 500 MSPS Segmented Current Steering DAC Using Chinese Abacus Technique
    Khandagale, Sachin
    Sarkar, Santanu
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [39] Dynamic calibration of current-steering DAC
    Su, Chao
    Geiger, R. L.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 117 - +
  • [40] A 12-bit 200-MHz CURRENT-STEERING DAC WITH CALIBRATION
    Xia, Fan
    Zhao, Yiqiang
    Zhao, Gongyuan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (04)
12345