CMOS 8-Bit Current-Steering Digital Random Return to Zero DAC

被引：0
|
作者：
Mathurkar, Piyush K. [1 ]
Mali, Madan B. [1 ]
机构：
[1] Univ Pune, Sinhgad Coll Engn, Dept Elect & Telecommun Engn, Pune, Maharashtra, India
来源：
ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3 | 2013年 / 178卷
关键词：
Current steering; Digital-to-Analog Converter (DAC); Digital Random Return to Zero (DRRZ); 14-B;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Current steering Digital to Analog Converter (DAC) has advantage of high conversion rate and constant output impedance. A digital random return to zero technique to improve dynamic performance is presented in this paper. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Integral Non Linearity (INL) and Differential Non Linearity (DNL) performance parameter is done. Chip consumes 57 mW power and 5483 (mu m)(2) area.
引用
收藏
页码：615 / 622
页数：8
相关论文
共 50 条
  • [21] A 12-bit 0.35 μm CMOS area optimized current-steering hybrid DAC
    Indrit Myderrizi
    Ali Zeki
    Analog Integrated Circuits and Signal Processing, 2010, 65 : 67 - 75
  • [22] A 14-bit 130-MHZ cmos current-steering DAC with adjustable INL
    Chen, T
    Geens, P
    Van der Plas, G
    Dehaene, W
    Gielen, G
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 167 - 170
  • [23] A digital calibration for a 16-bit, 400-MHz current-steering DAC
    Pirkkalaniemi, J
    Kosunen, M
    Waltari, M
    Halonen, K
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 297 - 300
  • [24] A 12-bit 0.35 μm CMOS area optimized current-steering hybrid DAC
    Myderrizi, Indrit
    Zeki, Ali
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 65 (01) : 67 - 75
  • [25] A 10-bit Current-steering Fibonacci DAC with DEM
    Nazvanov, Artem A.
    Yenuchenko, Mikhail S.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 780 - 783
  • [26] Digital Background Calibration of a Split Current-Steering DAC
    Stoops, David J.
    Kuo, Jenny
    Hurst, Paul J.
    Levy, Bernard C.
    Lewis, Stephen H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 2854 - 2864
  • [27] VLSI PROCESS COMPATIBLE 8-BIT CMOS DAC
    SAUL, PH
    HOWARD, DW
    GREENWOOD, CJ
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1985, 132 (02): : 99 - 101
  • [28] A Low Power 6-bit Current-steering DAC in 0.18-μm CMOS Process
    Chakir, Mostafa
    Akhamal, Hicham
    Qjidaa, Hassan
    2015 INTELLIGENT SYSTEMS AND COMPUTER VISION (ISCV), 2015,
  • [29] A 14-bit current-steering DAC with current-mode deglitcher
    Pirkkalaniemi, J
    Waltari, M
    Kosunen, M
    Sumanen, L
    Halonen, K
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (01) : 33 - 45
  • [30] A 14-bit Current-Steering DAC with Current-Mode Deglitcher
    J. Pirkkalaniemi
    M. Waltari
    M. Kosunen
    L. Sumanen
    K. Halonen
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 33 - 45
12345