A Low Overhead Leakage Test Structure for TSVs of 3D ICs

被引：0

作者：

Pei, Songwei ^{[1
]}

Geng, Ye ^{[1
]}

Jin, Yu ^{[1
]}

机构：

[1] Beijing Univ Chem Technol, Coll Informat & Technol, Beijing, Peoples R China

来源：

2016 2ND INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS - COMPUTING TECHNOLOGY, INTELLIGENT TECHNOLOGY, INDUSTRIAL INFORMATION INTEGRATION (ICIICII) | 2016年

基金：

中国国家自然科学基金;

关键词：

TSV leakage test; programmable delay generator; 3D ICs;

D O I：

10.1109/ICIICII.2016.76

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The through silicon via (TSV) leakage defect is one of the dominant factors that influence the yield of 3D integrated circuits (ICs). Most existing leakage test methods suffer from the narrow test range and high hardware cost. In this work, the programmable interval generator is designed for leakage test, which is revised based on LCCG. By simplification, the hardware cost of the programmable interval generator is reduced. Experimental results are presented to verify the effectiveness of the scheme.

引用

页码：166 / 169

页数：4

共 50 条

[31] Faulty TSVs Identification and Recovery in 3D Stacked ICs During Pre-bond Testing
Royl, Surajit Kumar
Chatterjee, Sobitri
Giri, Chandan
Rahaman, Hafizur
2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
[32] Exploring Test Opportunities for Memory and Interconnects in 3D ICs
Taouil, Mottaqiallah
Lefter, Mihai
Hamdioui, Said
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[33] Innovative Practices Track: Test of 3D ICs & Chiplets
Goel, Sandeep Kumar
Pendharkar, Sandeep
Liu, Chunsheng
2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
[34] Voltage Skew-Based Test Technique for Pre-Bond TSVs in 3-D ICs
Liu, Jun
Chen, Zhi
Chen, Tian
Wu, Xi
Liang, Huaguo
Yuan, Xiaohui
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (08) : 3930 - 3934
[35] Design Automation and Test Solutions for Monolithic 3D ICs
Zhu, Lingjun
Chaudhuri, Arjun
Banerjee, Sanmitra
Murali, Gauthaman
Vanna-Iampikul, Pruek
Chakrabarty, Krishnendu
Lim, Sung Kyu
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (01)
[36] Power Constraints Test Scheduling of 3D Stacked ICs
Roy, Surajit Kumar
Sengupta, Joy Sankar
Giri, Chandan
Rahaman, Hafizur
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[37] Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs
Qu, Chenbing
Ding, Ruixue
Liu, Xiaoxian
Zhu, Zhangming
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (02) : 461 - 467
[38] Low-stress TSVs for high-density 3D integration
Qiao, Jingping
Jiao, Binbin
Jia, Shiqi
Liu, Ruiwen
Yun, Shichang
Kong, Yanmei
Ye, Yuxin
Du, Xiangbin
Yu, Lihang
Lu, Dichen
Liu, Ziyu
Wang, Jie
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 606 - 611
[39] Impedance modeling and analysis of multi-pair P/G TSVs and solder balls in 3D ICs
Zhang, Xingyu
Zhou, Longzao
Wu, Fengshun
Li, Yuxuan
Ding, Yinan
Gao, Li
2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
[40] Impact of high density TSVs on the assembly of 3D-ICs packaging
Lee, C. C.
Yang, T. F.
Wu, C. S.
Kao, K. S.
Fang, C. W.
Zhan, C. J.
Lau, J. H.
Chen, T. H.
MICROELECTRONIC ENGINEERING, 2013, 107 : 101 - 106

← 1 2 3 4 5 →