Improved gate-edge profile of metal/high-k gate stack using an NH3 ashing process in gate-first CMOSFETs

被引:2
|
作者
Song, SC [1 ]
Zhang, Z [1 ]
Huffman, C [1 ]
Bae, SH [1 ]
Sim, JH [1 ]
Lee, BH [1 ]
机构
[1] SEMATECH, Austin, TX 78741 USA
关键词
13;
D O I
10.1149/1.2131243
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
This study analyzed an alternative ashing technology for removing photoresist in the production of gate-first complementary metal oxide semiconductor field effect transistors (CMOSFETs) with a high-k metal gate stack. NH3 ashing is proposed as an alternative to O-2 ashing to improve the gate-edge profile. It was found that NH3 ashing suppresses bottom oxide growth below the thin HfO2 layer, reducing Si recesses in the source/drain active area, and eliminating bottom oxide encroachment into the gate edge. The NH3 ashing process also makes the HfO2 film more resistant to the wet chemistry, which reduces the high-k undercut beneath the metal gate during the high-k removal process. (c) 2005 The Electrochemical Society. [DOI: 10.1149/1.2131243] All rights reserved.
引用
收藏
页码:G4 / G6
页数:3
相关论文
共 50 条
  • [31] Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance of Gate Stack (GS)-GEWE-SiNW MOSFET
    Gupta, Neha
    Chaujar, Rishu
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 630 - 641
  • [32] Gate-last MISFET structures and process for characterization of high-k and metal gate MISFETs
    Matsuki, T
    Torii, K
    Maeda, T
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05): : 804 - 810
  • [33] Gate-last MISFET structures and process for high-k and metal gate MISFETs characterization
    Matsuki, T
    Torii, K
    Maeda, T
    Syoji, H
    Kiyono, K
    Akasaka, Y
    Hayashi, K
    Kasai, N
    Arikado, T
    ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2004, : 105 - 110
  • [34] Advanced high-k/metal gate stack progress and challenges - a materials and process integration perspective
    Park, C. S.
    Lysaght, P.
    Hussain, M. M.
    Huang, J.
    Bersuker, G.
    Majhi, P.
    Kirsch, P. D.
    Jammy, R.
    Tseng, H. H.
    INTERNATIONAL JOURNAL OF MATERIALS RESEARCH, 2010, 101 (02) : 155 - 163
  • [35] Process Technology - High-k Metal-Gate integration
    Texas Instruments
    Tech. Dig. Int. Electron Meet. IEDM, 2008,
  • [36] Mismatch in High-K Metal Gate Process Analog Design
    Woo, A.
    Eberhart, H.
    Li, Y.
    Ito, A.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [37] Single metal/dual high-k gate stack with low Vth and precise gate profile control for highly manufacturable aggressively scaled CMISFETs
    Mise, N.
    Morooka, T.
    Eimori, T.
    Kamiyarna, S.
    Murayama, K.
    Sato, M.
    Ono, T.
    Nara, Y.
    Ohji, Y.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 527 - +
  • [38] Electrical observation of deep traps in high-k/metal gate stack transistors
    Harris, HR
    Choi, R
    Sim, JH
    Young, CD
    Majhi, P
    Lee, BH
    Bersuker, G
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 839 - 841
  • [39] Integration issues of HIGH-K gate stack: Process-induced charging
    Bersuker, G
    Gutt, J
    Chaudhary, N
    Moumen, N
    Lee, BH
    Barnett, J
    Gopalan, S
    Kim, BY
    Young, CD
    Peterson, J
    Li, HJ
    Zeitzoff, PM
    Sim, JH
    Lysaght, P
    Gardner, M
    Murto, RW
    Huff, HR
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 479 - 484
  • [40] Plasma induced damage of aggressively scaled gate dielectric (EOT < 1.0nm) in metal gate/high-k dielectric CMOSFETs
    Min, Kyung Seok
    Kang, Chang Yong
    Yoo, Ook Sang
    Park, Byoung Jae
    Kim, Sung Woo
    Young, Chadwin D.
    Heh, Dawei
    Bersuker, Gennadi
    Lee, Young Hun
    Yeom, Geun Young
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 723 - +