CMP-less ILD0 Planarization Technology for Gate-last Process

被引：0

作者：

Meng Lingkuan ^{[1
]}

Yin Huaxiang ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China

来源：

CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012) | 2012年 / 44卷 / 01期

关键词：

D O I：

10.1149/1.3694335

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

As CMOS technology scales to 32nm node and beyond, ILD0 planarization is one of critical technologies in high-K metal gate-last process integration. In this paper, a novel sub-micron gate-last process featuring with CMP-less spin-on glass/silicon oxide (SOG/SiO2) etch-back method was demonstrated for low cost logic platform. The innovative approach of SOG two steps plasma etch-back with O-2 treatment can be successfully used for ILD0 planarization of gate-last process. SEM results indicated that there was fairly little "dish effect" and step height close to zero on the 0.4 mu m gate-stack array and finally achieved a good planarization on the whole substrate.

引用

页码：331 / 335

页数：5

共 46 条

[1] CMP-less Planarization Technology with SOG/LTO Etchback for Low Cost 70nm Gate-Last Process
Yin, Huaxiang
Men, Lingkuan
Yang, Tao
Xu, Gaobo
Xu, Qiuxia
Zhao, Chao
Chen, Dapeng
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 749 - 754
[2] CMP-Less Planarization Technology with SOG/LTO Etchback for Low-Cost High-k/Metal Gate-Last Integration
Yin, Huaxiang
Meng, Lingkuan
Yang, Tao
Xu, Gaobo
Xu, Qiuxia
Zhao, Chao
Chen, Dapeng
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2013, 2 (06) : P268 - P270
[3] ILD0 CMP: Technology Enabler for High K Metal Gate in High Performance Logic Devices
Diao, Jie
Leung, Garlen
Qian, Jun
Cui, Sean
Iyer, Anand
Lee, Chris
Chandrasekaran, Balaji
Osterheld, Thomas
Karuppiah, Lakshmanan
2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 247 - 250
[4] Dual phase TOSI-gate process on High-K dielectrics in a CMP-less flow
Mondot, A.
Muller, M.
Talbot, A.
Vizioz, C.
Pokrant, S.
Leverd, F.
Martin, F.
Leroux, C.
Morand, Y.
Descombes, S.
Aime, D.
Allain, F.
Besson, P.
Skotnicki, T.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 117 - +
[5] A Cost-Effective, CMP-Less, Via-Last TSV Process for High Density RDL Applications
Chui, King-Jien
Loh, Woon Leng
Wang, Chunmei
Chang, Ka-Fai
Ren, Qin
Hwang, Gilho
Chua, Hung-Ming
Yu, Mingbin
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 277 - 282
[6] Damascene Metal Gate Technology for Damage-free Gate-Last High-k Process Integration
Endres, Ralf
Krauss, Tillmann
Wessely, Frank
Schwalke, Udo
2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 43 - 45
[7] Electrical Characterization of CMP-less Via-Last TSV under Reliability Stress Conditions
Chui, King-Jien
Yu, Mingbin
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1529 - 1534
[8] First ultra-thin film FDSOI devices with CMP-less TOtally SIlicided (TOSI) gate Integration
Fenouillet-Beranger, C.
Gallon, C.
Vandooren, A.
Aime, D.
Tosti, L.
Leverd, F.
Faynot, O.
Arvet, C.
Perrot, C.
Froment, B.
Muller, M.
Allain, F.
Toffoli, A.
Vanbergue, S.
Villani, M. L.
Delille, D.
Pokrant, S.
Skotnicki, T.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 158 - +
[9] Gate-last MISFET structures and process for characterization of high-k and metal gate MISFETs
Matsuki, T
Torii, K
Maeda, T
Akasaka, Y
Hayashi, K
Kasai, N
Arikado, T
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (05): : 804 - 810
[10] Replacement Metal Contact Using Sacrificial ILD0 for Wrap Around Contact in Scaled FinFET Technology
Chew, S-A.
Demuynck, S.
Zhang, L.
Pacco, A.
Devriendt, K.
Teugels, L.
Hopf, T.
Versluijs, J.
Vrancken, C.
Dangol, A.
Sanchez, E. Altamirano
Mocuta, D.
Horiguchi, N.
2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 33 - 35

← 1 2 3 4 5 →