The challenges of sub-20nm shallow trench isolation etching

被引：0

作者：

Zhou, Hui ^{[1
]}

Ji, Xiaosong ^{[1
]}

Srinivasan, Sunil ^{[1
]}

He, Jim ^{[1
]}

Hua, Xuefeng ^{[1
]}

Agarwal, Ankur ^{[1
]}

Rauf, Shahid ^{[1
]}

Todorow, Valentin N. ^{[1
]}

Choi, Jinhan ^{[1
]}

Khan, Anisul ^{[1
]}

机构：

[1] Appl Mat Inc, Santa Clara, CA 95054 USA

来源：

SOLID STATE TECHNOLOGY | 2013年 / 56卷 / 04期

关键词：

PATTERN COLLAPSE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Major challenges for sub-20nm STI etching include intra-cell depth loading, across-wafer uniformity, etch profile control near the wafer edge, and propensity for pattern collapse.

引用

页码：14 / 18

页数：5

共 50 条

[31] In-Situ Delayering in Atomic Force Microscope for Sub-20nm Technology Devices
Yap, Matthew
Wei, Teo Chea
Narang, Vinod
2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
[32] A shallow trench isolation for sub-0.13μm CMOS technologies
Nandakumar, M
Sridhar, S
Nag, S
Mei, P
Rogers, D
Hanratty, M
Amarasekera, A
Chen, IC
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 657 - 660
[33] Study of high sensitivity DUV inspection for sub-20nm devices with complex OPCs
Han, Sang Hoon
Jung, Hong Yul
Lee, Sun Pyo
Kang, In-Yong
Yoon, Gi Sung
Chung, Dong Hoon
Jeon, Chan-Uk
Brand, Yulia
Eran, Yair
Bar-Shean, Yoad
Chereshnya, Alexander
Lyu, Chung Ki
PHOTOMASK TECHNOLOGY 2014, 2014, 9235
[34] SIGNAL PROCESSING TECHNIQUES FOR RELIABILITY IMPROVEMENT OF SUB-20NM NAND FLASH MEMORY
Lee, Dong-hwan
Kim, Jonghong
Sung, Wonyong
2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 318 - 323
[35] OBSERVATION OF SUB-20NM LINE-DEFECTS IN GRAPHENE BY FRICTION FORCE MICROSCOPY
Jia, Yuehui
Wang, Zidong
Gong, Xin
Peng, Pei
Ren, Liming
Fu, Yunyi
Zhang, Han
2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
[36] Novel Material Development for EUV Resist towards sub-20nm half pitch
Shioya, Takeo
Maruyama, Ken
Kimura, Tooru
JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2011, 24 (02) : 199 - 204
[37] Enabling Thermal IL and ALD HfOx Integration for Sub-20nm Gate Stack
Hung, S.
Mahapatra, S.
Sato, T.
Bevan, M.
Noori, A.
McDougal, B.
Ni, C.
Hong, H.
Lazik, C.
Joshi, K.
Mukhopadhyay, S.
Rajamohanan, B.
Datta, S.
Liu, P.
Chu, D.
Date, L.
Brand, A.
Swenberg, J.
Chang, C. -P.
Mahajani, M.
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
[38] Manufacturability of computation lithography mask: Current limit and requirements for sub-20nm node
Choi, Jin
Kang, In-Yong
Park, Ji Soong
Shin, In Kyun
Jeon, Chan-Uk
OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
[39] Sub-20nm Logic Lithography Optimization with Simple OPC and Multiple Pitch Division
Smayling, Michael C.
Axelrad, Valery
Tsujita, Koichiro
Yaegashi, Hidetami
Nakayama, Ryo
Oyama, Kenichi
Gyoda, Yuichi
OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
[40] Innovative Gap-fill Strategy For 28 nm Shallow Trench Isolation
Tavernier, A.
Favennec, L.
Chevolleau, T.
Jousseaume, V.
DIELECTRICS FOR NANOSYSTEMS 5: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING -AND-TUTORIALS IN NANOTECHNOLOGY: MORE THAN MOORE - BEYOND CMOS EMERGING MATERIALS AND DEVICES, 2012, 45 (03): : 225 - 232

← 1 2 3 4 5 →