H.264/AVC Hardware Encoders and Low-Power Features

被引：0

作者：

Nguyen, Ngoc-Mai ^{[1
]}

Beigne, Edith ^{[1
]}

Lesecq, Suzanne ^{[1
]}

Duy-Hieu Bui ^{[2
]}

Nam-Khanh Dang ^{[2
]}

Xuan-Tu Tran ^{[2
]}

机构：

[1] CEA Grenoble, LETI, F-38054 Grenoble, France

[2] VNU Univ Engn & Technol, Hanoi, Vietnam

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

H.264; encoder; HW architecture; power feature; ARCHITECTURE DESIGN;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Because of significant bit rate reduction in comparison to the previous video compression standards, the H.264/AVC has been successfully used in a wide range of applications. In hardware design for H.264/AVC video encoders, power reduction is currently a tremendous challenge. This paper presents a survey of different H.264/AVC hardware encoders focusing on power features and power reduction techniques to be applied. A new H.264/AVC hardware encoder, named VENGME, is proposed. This low power encoder is a four-stage architecture with memory access reduction, in which, each module has been optimized The actual total power consumption, estimated at RTL level, is 19.1m W.

引用

页码：77 / 80

页数：4

共 50 条

[1] A low-power H.264/AVC decoder
Lin, TA
Liu, TM
Lee, CY
2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 283 - 286
[2] Low Complexity MAD Prediction Algorithms for Rate Controllable H.264/AVC Hardware Encoders
Chang, Li-Chuan
Kuo, Chih-Hung
Liu, Bin-Da
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 661 - 664
[3] Low-power H.264/AVC Baseline Decoder for Portable Applications
Xu, Ke
Choy, Chiu Sing
ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 256 - 261
[4] A low-power bitstream controller for H.264/AVC baseline decoding
Xu, Ke
Choy, Chiu-Sing
Chan, Cheong-Fat
Pun, Kong-Pong
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 162 - +
[5] An Efficient Hardware Architecture for Inter-Prediction in H.264/AVC Encoders
Nam-Khanh Dang
Xuan-Tu Tran
Merirot, Alain
PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 294 - 297
[6] Low-power and low-complexity architecture for H.264/AVC video decoder
Chen, Li-Hsun
Chen, Oscal T. -C.
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1027 - 1030
[7] A GLOBAL MODEL OF AVC/H.264 VIDEO ENCODERS
Grajek, Tomasz
Domanski, Marek
PCS: 2009 PICTURE CODING SYMPOSIUM, 2009, : 401 - 404
[8] Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC
Chung, Hua-Chang
Chen, Zong-Yi
Chang, Pao-Chi
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 713 - 719
[9] Low Power Architecture Design and Hardware Implementations of Deblocking Filter in H.264/AVC
Chung, Hua-Chang
Chen, Zong-Yi
Chang, Pao-Chi
IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 405 - 406
[10] Low-complexity macroblock mode selection for H.264/AVC encoders
Kim, H
Altunbasak, Y
ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 765 - 768

← 1 2 3 4 5 →