A Low Cost Robust Radiation Hardened Flip-Flop Circuit

被引：0

作者：

Jain, A. ^{[1
]}

Gupta, A. ^{[1
]}

Garg, S. ^{[1
]}

Veggetti, A. ^{[2
]}

Castelnovo, A. ^{[2
]}

Crippa, D. ^{[2
]}

Gerardin, S. ^{[3
]}

Bagatin, M. ^{[3
]}

Cazzaniga, C. ^{[4
]}

机构：

[1] STMicroelectronics Pvt Ltd, Greater Noida, India

[2] STMicroelectronics Srl, Agrate Brianza, Italy

[3] Univ Padua, Padua, Italy

[4] Rutherford Appleton Lab, Didcot, Oxon, England

来源：

TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE | 2017年

关键词：

Soft error; single-event upset; single-event; Flip-flop; sequential logic circuits; SOFT ERRORS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new radiation hardened flip-flop, named low power single-phase clocked rad-hard flip flop, is proposed. The structure is based on robust differential-input latches working on a single-phase clock, which allows a reduction in the number of nodes sensitive to radiation. The proposed structure optimizes area and power and offers better performance, as compared to state-of-the-art techniques. Experimental results from test chip manufactured in a 180-nm BCD technology exposed to heavy ions, neutrons and alpha particles show that the proposed structure significantly reduces single event upsets (SEU).

引用

页码：494 / 499

页数：6

共 50 条

[21] From a fuzzy flip-flop to a MVL flip-flop
Univ of Ulster, United Kingdom
Proc Int Symp Mult Valued Logic, (294-299):
[22] FLIP-FLOP RESOLVING TIME TEST CIRCUIT
ROSENBERGER, F
CHANEY, TJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 731 - 738
[23] A low stanby power flip-flop with reduced circuit and control complexity
Clark, Lawrence T.
Kabir, Mohammed
Knudsen, Jonathan E.
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 571 - 574
[24] A Low-Power Radiation-Hardened Flip-Flop with Stacked Transistors in a 65 nm FDSOI Process
Maruoka, Haruki
Hifumi, Masashi
Furuta, Jun
Kobayashi, Kazutoshi
IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (04): : 273 - 280
[25] A RADIATION HARDENED SCAN FLIP-FLOP DESIGN WITH BUILT-IN SOFT ERROR RESILIENCE
Wang, Qiushi
Jin, Lin
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[26] An On-Chip Flip-Flop Characterization Circuit
Jain, Abhishek
Veggetti, Andrea
Crippa, Dennis
Rolandi, Pierluigi
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 41 - +
[27] A 130 nm radiation hardened flip-flop with an annular gate and a C-element
Wang Lei
Jiang Jianhua
Xiang Yiming
Zhou Yumei
JOURNAL OF SEMICONDUCTORS, 2014, 35 (01)
[28] Single Phase Clock Based Radiation Tolerant D Flip-flop Circuit
Jain, A.
Veggetti, A.
Crippa, D.
Benfante, A.
Gerardin, S.
Bagatin, M.
2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
[29] FLIP-FLOP
WYLIE, A
NEW SCIENTIST, 1990, 126 (1716) : 77 - 77
[30] FLIP-FLOP
BIERMAN, MW
MINI-MICRO SYSTEMS, 1985, 18 (14): : 16 - 16

← 1 2 3 4 5 →