28nm FD-SOI metal gate profile optimization, CD and undercut monitoring using scatterometry measurement

Gate patterning control for 28nm Fully Depleted Silicon On Insulator (FD-SOI) technology faces several challenges. For lithography and etch, usage of DoseMapper requires extensive and accurate metrology to compute adequate dose recipes. From etch side we will have to control both polysilicon and metal gate CD's. For device integration it will be extremely important to monitor N & PMOS devices and get appropriate gate profiles since transistor morphology is a key contributor to device performances. In parallel of CD control, thin silicon film on top of buried oxide layer will also require a strict control of its thickness. Scatterometry is the only way to get all these informations from a patterned environment [1]. We will show in this paper how scatterometry has been proven to be accurate enough to support the realization of DOE's for metal gate profile optimisation at gate patterning without doing hundred's of TEM. Scatterometry results are correlated to parametric tests and TEM for ultimate validation.