Seeking Low-Power Synchronous/Asynchronous Systems: A FIR Implementation Case Study

被引:0
|
作者
Skaf, Ali [1 ]
Simatic, Jean [2 ,3 ]
Fesquet, Laurent [2 ,3 ]
机构
[1] Syrian Private Univ, Damascus, Syria
[2] Univ Grenoble Alpes, TIMA Lab, F-38031 Grenoble, France
[3] CNRS, TIMA Lab, F-38031 Grenoble, France
关键词
low-power embedded systems; IoT; optimized synchronous design; event-driven sampling; asynchronous circuits;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Seeking low-power consumption high-performance embedded systems has been at the center of interest for researchers around the world for the last decades, especially with the recent boom of different hand-held battery-operated mobile connected devices. The new trends and needs of faster, smarter and smaller internet connected systems, also known as the IoT, require developing very-low power embedded systems including actuators, sensors and signal processors. In this paper, we focus on the architecture optimization efforts to reduce the required activity using the FIR filter as a demonstration example. The new optimized implementation of the FIR filter was compared with other synchronous and asynchronous FIR filter versions realized using the ALPS framework developed at TIMA laboratory. The obtained FIR architecture exhibits 43% less area and up to 61% power consumption reduction compared to the best previous synchronous implementation. We plan to use these results to improve the automatically generated datapath of the high-level synthesis tool of our framework (ALPS-HLS).
引用
收藏
页码:581 / 584
页数:4
相关论文
共 50 条
  • [21] Algorithmic implementation of low-power high performance FIR filtering IP cores
    Wang, CH
    Erdogan, AT
    Arslan, T
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 659 - 662
  • [22] A digitally controlled low-power clock multiplier for globally asynchronous locally synchronous designs
    Olsson, T
    Nilsson, P
    Meincke, T
    Hemani, A
    Torkelson, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 13 - 16
  • [23] A CMOS low-power, high-speed, asynchronous comparator for synchronous rectification applications
    Levy, G
    Piovaccari, A
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 541 - 544
  • [24] Low-power state encoding for partitioned FSMs with mixed synchronous/asynchronous state memory
    Cao, Cao
    Oelmann, Bengt
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 123 - 134
  • [25] A Globally Asynchronous Locally Synchronous DMR Architecture for Aggressive Low-Power Fault Toleration
    Yuttakonki, Yuttakon
    Yao, Jun
    Nakashima, Yasuhiko
    2014 IEEE COOL CHIPS XVII, 2014,
  • [26] APPLICATIONS OF STATIC EXCITATION SYSTEMS TO LOW-POWER SYNCHRONOUS GENERATORS
    COMINOTT.E
    PONZI, R
    ROSSI, G
    ELETTROTECNICA, 1970, 57 (08): : 479 - &
  • [27] Low-power Fuzzy Logic VLSI Implementation with Asynchronous Topology for Neuronal Sensors
    Morshed, B. I.
    Consul-Pacareu, S.
    2012 38TH ANNUAL NORTHEAST BIOENGINEERING CONFERENCE (NEBEC), 2012, : 47 - 48
  • [28] Asynchronous DSP for low-power energy-efficient embedded systems
    Shi, Yiqiong
    Gwee, Bah-Hwee
    Chang, Joseph
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (03) : 318 - 328
  • [29] Asynchronous ad-hoc network discovery for low-power systems
    Joslin, Todd W.
    WIRELESS SENSING AND PROCESSING III, 2008, 6980
  • [30] Implementation of an Asynchronous Low-Power Small-Area Passive Radio Frequency Identification Design Using Synchronous Tools for Automation Applications
    Sai, Vyasa
    Ogirala, Ajay
    Mickle, Marlin H.
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (04) : 509 - 515